presented by

Inte

Embracing Modularity and Boot-Time Configuration

Faster TTM with Tiano-based Solutions

UEFI Fall 2023 Developers Conference & Plugfest October 9-12, 2023 Andrei Warkentin (Intel)

www.uefi.org



Agenda



- Background
- FdtBusDxe

www.uefi.org



Background

- UEFI has a flexible driver model and a rich set of bus and I/O interfaces.
- No good mechanism to implement platform (nondiscoverable) devices as part of bring-up – fiddly, hand-rolled, etc. Other implementations do better.
- Tiano is the reference UEFI implementation. Tiano == UEFI, yet UEFI != Tiano. Tiano gaps are frequently claimed as spec gaps... Time to fix the gaps!





- Compile-time definitions for platform devices.
 - DSC/FDF choose platform-specific drivers.
 - #defines, Pcds guide driver behavior
- Hand-rolled platform description mechanisms
 - https://github.com/tianocore/edk2platforms/blob/master/Silicon/Marvell/Armada7k 8k/Library/Armada7k8kSoCDescLib/Armada7k8kS oCDescLib.c



Not clearly following driver model.

- Some drivers just install protocols
 - https://github.com/tianocore/edk2- platforms/blob/master/Silicon/Broadcom/Bcm283x/Drivers/Bcm2838RngDxe/Bcm2838R ngDxe.c
- Some drivers are libraries consumed by a generic driver
 - PciHostBridgeLib consumed by PciHostBridgeDxe
 - SerialPortLib consumed by SerialDxe
- Some drivers publish a driver binding protocol, then install the one handle this \bullet protocol supports.
 - https://github.com/tianocore/edk2platforms/blob/master/Platform/RaspberryPi/Drivers/DwUsbHostDxe/DriverBinding.c
- A few common IP blocks can use NonDiscoverablePciDeviceDxe to bind existing PCIe drivers.



Monolithic drivers are hard.

- Some devices aren't simple. They are a hierarchy and may have complex dependency outside of the • immediate IP blocks.
- A NIC is a combination of: •
 - Board-specific PHY. —
 - Possibly GPIO/I2C and power resources.
 - NIC engine, possibly with per-port/instance resources. —
- A video framebuffer could be a combination of: ۲
 - An ISP with multiple video inputs (e.g. pixel format conversion)
 - An LCD controller.
 - An HDMI encoder (on I2C)
 - EDID source (on another I2C) —
 - GPIOs, power rails, clocks.
 - Multiple video outputs/sinks.
- No code reuse. \bullet
- Hard to tweak everything is backed in and platform wiring specific. \bullet



• Minor SoC variants require custom firmware image builds.

–E.g. SoC 7xxx has half of the SoC8xxx I/Os…

 Minor board variants require custom firmware image builds (different PHY, different PCIe segment configs)



U-Boot Suggests a Solution

- Most drivers in U-Boot follow the U-Boot device driver model.
- On platforms with a flattened device tree, the latter can be used for driver binding and configuration.



What is Device Tree?

- A marshalling format for a hierarchical key-value store.
- https://www.devicetree.org/
- Came from PowerPC, embraced by Arm and **RISC-V** platforms.
- Typically used to describe hardware to an OS in vertically-integrated ("embedded") environments, where it is used in place of ACPI.





Is This DT vs ACPI Again?

- This is not about passing DT to an OS.
 - This is a choice dictated by product segment, how crazy/broken/advanced your hardware is, etc.
- Incidentally, many things that make DT not particularly great for general purpose OS consumption make it great for describing hardware to firmware.
 - No abstraction, no byte code raw data.
 - Can describe whatever the driver developers need.
 - Think of it as a PI HOB on steroids.



An Example

```
genet: ethernet@7d580000 {
         compatible = "brcm,bcm2711-genet-v5";
         reg = <0x0 0x7d580000 0x10000>;
         #address-cells = <0x1>;
         #size-cells = <0x1>;
         interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,
                      <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>;
         status = "disabled";
         phy-handle = <&phy1>;
         phy-mode = "rgmii-rxid";
         status = "okay";
         genet_mdio: mdio@e14 {
                 compatible = "brcm,genet-mdio-v5";
                 reg = <0xe14 0x8>;
                 reg-names = "mdio";
                 #address-cells = <0x1>;
                 #size-cells = <0x0>;
                 phy1: ethernet-phy@1 {
                          /* No PHY interrupt */
                          reg = \langle 0x1 \rangle;
                 };
         };
};
```



How is DT Used in Tiano Today?

- Patched and passed to OS loaders when booting without ACPI (AArch64, Arm, RISCV64)
- Manually traversed in drivers.
- EmbeddedPkg/Drivers/FdtClientDxe \bullet

STATIC FDT_CLIENT_PROTOCOL	mFdtClientProtocol = {
GetNodeProperty,	
SetNodeProperty,	
FindCompatibleNode,	
FindNextCompatibleNode,	
FindCompatibleNodePropert	у,
FindCompatibleNodeReg,	
FindMemoryNodeReg,	
FindNextMemoryNodeReg,	
GetOrInsertChosenNode,	
};	



A Few More Points

- DT blobs are almost always used by prior state firmware on Arm (TF-A) and RISC-V (OpenSBI) and passed to Tiano Sec/PrePi.
- Almost all platforms start with DT and then (possibly) add ACPI support, so the DT always exists in some form, at least to support early Linux enablement.
- ...but DT is not arch-specific. It can be trivially used on x86 to replace any other bespoke mechanism to describe hardware to Tiano platform drivers!



Introducing FdtBusDxe

www.uefi.org



FdtBusDxe

- A UEFI bus driver (e.g. similar to PciBus)
- Started at Intel, in the process of being open sourced (BSD).
- RISE Project under the firmware Working Group.
 - <u>https://wiki.riseproject.dev/</u>
- Goal is to upstream to edk2 once the design settles down and there is sufficient review.



FdtBusDxe

- Binds to DT top level (root) handle
- Binds to simple-bus nodes (like ACPI0004 containers)
- Exposes EFI DT IO PROTOCOL
 - Common cached properties (Name, Model, Status)
 - Properties lookup, child device processing
 - Device register access (Poll, Read, Write, Copy)
 - DMA operations (Map, Unmap, Allocate, Free)
- FdtClientDxe replacement
 - Handles gPlatformHasDeviceTreeEvent, installing DT as a configuration table
 - Does not implement FDT_CLIENT_PROTOCOL.



Let's See That Example Again

```
genet: ethernet@7d580000 {
         compatible = "brcm,bcm2711-genet-v5";
         reg = <0x0 0x7d580000 0x10000>;
         #address-cells = <0x1>;
         #size-cells = <0x1>;
         interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,
                       <GIC SPI 158 IRQ TYPE LEVEL HIGH>;
         status = "disabled";
         phy-handle = <&phy1>;
         phy-mode = "rgmii-rxid";
         status = "okay";
         genet mdio: mdio@e14 {
                  compatible = "brcm,genet-mdio-v5";
                  reg = \langle 0xe14 | 0x8 \rangle;
                  reg-names = "mdio";
                  #address-cells = <0x1>;
                  #size-cells = <0x0>;
                  phy1: ethernet-phy@1 {
                          /* No PHY interrupt */
                           reg = \langle 0x1 \rangle;
                  };
         };
};
```



Property Lookup


- Actual properties can be an array of the same type, or even compound.
- API centered around sequential parsing.
- EFI DT IO PROTOCOL GET PROP returns an EFI DT PROPERTY
 - VOID *Begin
 - VOID *Iter
 - VOID *End
- EFI DT IO PROTOCOL PARSE PROP takes Type, Index and advances Iter.
- Convenience wrappers (GetReg)



Property Lookup

EFI_DT_VALUE_TYPE	Description
EFI_DT_VALUE_U32	A 32-bit value.
EFI_DT_VALUE_U64	A 64-bit value.
EFI_DT_VALUE_BUS_ADDRESS	An address encoded by #address-cells.
EFI_DT_VALUE_SIZE	A size encoded by #size-cells.
EFI_DT_VALUE_REG	A reg property value.
EFI_DT_VALUE_RANGE	A ranges/dma-ranges property value.
EFI_DT_VALUE_STRING	A string property value.
EFI_DT_VALUE_LOOKUP	A reference to another DT device (EFI_DT_IO_PROTOCOL).





Property Lookup

Parsing can be complicated

- The number of cells in a bus address **reg** is controlled by parent device ${}^{\bullet}$ **#address-cells and #size-cells**
- Limit on address/size values is _____int128 on 64-bit systems. \bullet
- "reg" may be translated.

```
SOC {
   compatible = "simple-bus";
   #address-cells = <1>;
  #size-cells = ≤1>:
  ranges = <0x0 0xe0000000 0x00100000>;
   serial@4600 {
      device_type = "serial";
      compatible = "ns16550";
      reg = <0x4600 0x100>;
      clock-frequency = <0>;
      interrupts = <0xA 0x8>;
      interrupt-parent = <&ipic>;
  };
1:
```

Reg[0] is [0x4600, 0x4700), and within parent's [0xe000000,0xe0100000)

Reg[0] is thus translated to [0xe0004600, 0xe0004700), can can be accessed using I/O accessors for the **soc** node.

If something translates all the way to root node, it's in CPU address space.

www.uefi.org



I/O Access

- ReadReg/WriteReg/PollReg.
- Can be hooked by drivers.

// This matches the CpuIo2 EFI_CPU_IO_PROTOCOL_WIDTH. // When we go 128-bit, this will need work. //

```
typedef enum {
   EfiDtIoWidthUint8 = 0,
   EfiDtIoWidthUint16,
   EfiDtIoWidthUint32,
   EfiDtIoWidthUint64,
   EfiDtIoWidthFifoUint8,
   EfiDtIoWidthFifoUint32,
   EfiDtIoWidthFifoUint32,
   EfiDtIoWidthFifoUint64,
   EfiDtIoWidthFillUint8,
   EfiDtIoWidthFillUint16,
   EfiDtIoWidthFillUint32,
   EfiDtIoWidthFillUint32,
   EfiDtIoWidthFillUint32,
   EfiDtIoWidthFillUint64,
   EfiDtIoWidthMaximum
} EFI_DT_IO_PROTOCOL_WIDTH;
```


www.uefi.org



DMA Buffers

Buffer handling can be complicated.

- Need to honor parent **dma-ranges**.
 - Device may have restricted I/O capabilities.
 - Translation between a device bus address and the CPU view of the buffer.
- Need to honor dma-coherent
 - May imply MMU attributes
 - May imply bounce buffering
- There can be also CPU barriers hidden by \bullet the Map/Unmap API.





Two Usage Patterns

- Driver Binding
- Legacy (Like FdtClientDxe, manual scraping of tree nodes):
 - Well suited to lib-based drivers, e.g. using:
 - SerialPortLib
 - PciHostBridgeLib



HighMemDxe – Legacy Way

- DEPEX on gEfiDtIoProtocolGuid (FdtBusDxe loading)
- InitializeHighMemDxe:
 - LocateHandleBuffer (gEfiDtloProtocolGuid)
 - For Handle in HandleBuffer:
 - If AsciiStrCmp (Dtlo->DeviceType, "memory") != 0 && Dtlo->DeviceStatus == EFI DT STATUS OKAY
 - ProcessMemoryRanges



HighMemDxe – Driver Binding

- InitializeHighMemDxe:
 - EfiLibInstallDriverBindingComponentName2
- DriverSupported
 - AsciiStrCmp (Dtlo->DeviceType, "memory") != 0 && Dtlo->DeviceStatus == EFI DT STATUS OKAY
- DriverStart
 - ProcessMemoryRanges



HighMemDxe – ProcessMemoryRanges

```
Index = 0;
do {
  Status = DtIo->GetReg (DtIo, Index++, &Reg);
  if (EFI_ERROR (Status)) {
   if (Status != EFI_NOT_FOUND) {
     DEBUG ((DEBUG_ERROR, "%a: GetReg(%a): %r\n", __func__, DtIo->Name,
              Status));
    } else {
      Status = EFI_SUCCESS;
    break;
  if (Reg.BusDtIo != NULL) {
    DEBUG ((DEBUG_ERROR, "%a: range 0x%lx - 0x%lx are not CPU real addresses\n",
            __func__, Reg.Base, Reg.Base + Reg.Length - 1));
    Status = EFI_UNSUPPORTED;
    break;
  ş
  Status = ProcessMemoryRange (&Reg);
  if (EFI_ERROR (Status)) {
   DEBUG ((DEBUG_ERROR, "%a: ProcessMemoryRange(%a): %r\n",
           __func__, DtIo->Name, Status));
    break:
  ş
} while (1);
```





HighMemDxe – Driver Binding

...might wonder what forces the binding to happen at boot.

- This could be via Bds, similarly as to how video devices are connected even on a boot without full enumeration.
- Some node are marked as critical nodes must be connected.
 - Nodes of type memory
 - Nodes with **uefi,critical** property present



More Examples

FS0:\> devtree -b	
Ctrl[03] Fv(27A72E80-3118-4C0C-8673-AA5B4EFA9613)	
Ctrl[04] MemoryMapped(0xB,0x8327B000,0x8392AFFF)	
Ctrl[1C] VenHw(D3987D4B-971A-435F-8CAF-4967EB627241)/Uart(115200,8,N,1)	Ctrl[26
Ctrl[B4] Tty Terminal Serial Console	
Ctrl[8E] Primary Console Input Device	Ctrl[
Ctrl[8F] Primary Console Output Device	Ctrl[
Ctrl[90] Primary Standard Error Device	Ctrl[
Ctrl[25] DT(/DtRoot)	Ctr
Ctrl[27] DT(reserved-memory)	С
Ctrl[28] DT(fw-cfg@10100000)	Ctr
Ctrl[29] DT(flash@20000000)	
Ctrl[2A] DT(chosen)	Ctr
Ctrl[2B] DT(poweroff)	Ctrl[
Ctrl[2C] DT(reboot)	Ctr
Ctrl[2D] DT(platform-bus@4000000)	Ctr
Ctrl[2E] DT(memory@80000000)	Ctr
Ctrl[2F] DT(memory@10000000)	Ctr
Ctrl[30] DT(cpus)	Ctr
Ctrl[31] DT(soc)	
Ctrl[32] DT(pmu)	Ctr
Ctrl[33] DT(rtc@101000)	Ctrl[
Ctrl[34] DT(serial@10000000)	Ctr
Ctrl[35] DT(test@100000)	Ctr
Ctrl[36] DT(pci@30000000)	
Ctrl[37] DT(virtio_mmio@10008000)	
Ctrl[45] Virtio Transport	
Ctrl[B5] FAT File System	
Ctrl[38] DT(virtio_mmio@10007000)	
Ctrl[46] Virtio Transport	
Ctrl[39] DT(virtio_mmio@10006000)	
Ctrl[47] Virtio Transport	
Ctrl[3A] DT(virtio_mmio@10005000)	
Ctrl[48] Virtio Transport	
Ctrl[3B] DT(virtio_mmio@10004000)	

Ctrl[49] Virtio Transport

6] DT(/DtTestRoot) [4D] DT(g0) [4E] DT(g1) [4F] DT(g2)rl[52] DT(g2p0) Ctrl[55] DT(g2p0c1) rl[53] DT(g2p1) rl[54] DT(g2p2) [50] DT(g3) rl[56] DT(g3p0) rl[57] DT(g3p1) rl[58] DT(g3p2) rl[59] DT(g3p3) rl[5A] DT(g3p4) rl[5B] DT(g3p5) [**51**] DT(g5) rl[5C] DT(g5p0) rl[5D] DT(g5p2)





Thanks for attending the UEFI Fall 2023 Developers Conference & Plugfest

For more information on UEFI Forum and UEFI Specifications, visit <u>http://www.uefi.org</u>



www.uefi.org

