

BIOS Data ACPI Table (BDAT)

Interface Specification v4.0 Draft 5

November 2020

The material Contained herein is not a license, either expressly or impliedly, to any intellectual property owned or Controlled By any of the authors or developers of this material or to any Contribution thereto. The material Contained herein is provided on an "AS IS"Basis and, to the maximum extent permitted By applicable law, this information is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material hereby disclaim all other warranties and Conditions, either express, implied or statutory, including, But not limited to, any (if any) implied warranties, duties or Conditions of merchantability, of fitness for a particular purpose, of accuracy or Completeness of responses, of results, of workmanlike effort, of lack of viruses and of lack of negligence, all with regard to this material and any Contribution thereto. Designers must not rely on the absence or Characteristics of any features or instructions marked "reserved" or "undefined." The Unified EFI Forum, Inc. reserves any features or instructions so marked for future definition and shall have no responsibility whatsoever for Conflicts or incompatibilities arising from future Changes to them. ALSO, THERE IS NO WARRANTY ORCONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION,CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THE SPECIFICATION AND ANYCONTRIBUTION THERETO.

IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR ANYCONTRIBUTION THERETOBE LIABLE TO ANY OTHER PARTY FOR THECOST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL,CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDERCONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS DOCUMENT, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

Copyright © 2020, Unified Extensible Firmware Interface (UEFI) Forum, Inc. All Rights Reserved. The UEFI Forum is the owner of all rights and title in and to this work, including all copyright rights that may exist, and all rights to use and reproduce this work. Further to such rights, permission is hereby granted to any person implementing this specification to maintain an electronic version of this work accessible by its internal personnel, and to print a copy of this specification in hard copy form, in whole or in part, in each case solely for use by that person in connection with the implementation of this Specification, provided no modification is made to the Specification.

Contents

1	Introduction.....	6
1.1	Purpose.....	6
1.2	Intended Audience.....	6
1.3	Related Documents.....	6
2	Requirements & Overview	7
2.1	Requirements.....	7
2.2	Overview	7
3	ACPI Table Interface	8
4	BIOS Data Structure Header	10
4.1	Version 4.0	11
5	Memory Schemas	13
5.1	Memory Data Schema 2	13
5.2	Memory Data Schema 2B	16
5.3	Memory Data Schema 4	19
5.4	Memory Data Schema 4B	21
5.5	RMT Schema 4	23
5.6	RMT Schema 5	25
5.7	Columnar Style Memory Schema 6	26
5.7.1	RMT Schema 6.....	28
5.7.1.1	RMT Schema 6 metadata.....	28
5.7.1.2	RMT Schema 6 columns	29
5.7.2	RMT Schema 6B.....	33
5.7.2.1	RMT Schema 6B metadata.....	33
5.7.2.2	RMT Schema 6B columns.....	33
5.8	DIMM SPD RAW Data Schema 7	37
5.9	Memory Training Data Schema 8	38
6	PCI Express (PCIe) Schemas.....	44
6.1	PCIe Topology Schema.....	44
6.2	PCIe Software Equalization Phase 2/3 Schema	46
6.3	PCIe Software Equalization Score Schema	48
6.3.1	Fixed Decimal Point Parsing Sample Code.....	48
6.4	PCIe Port Margin Schema	50
6.5	PCIe Lane Margin Schema	52
7	eMMC Schemas	53
7.1	eMMC Bus Margin Schema	53
8	EWL Schema.....	55
9	Appendix A – Acronyms	67

Figures

No table of figures entries found.

Tables

No table of figures entries found.

Revision History

Date	Revision	Description
November 2015	4.0	Initial version based on Compatible BIOS Data Structure v1.0
January 2016	4.0.1	Added columnar sytyle memory result schma
June 2017	4.0.2	Added RMT result schma 6B. Added comments to RMT schema 6.
Febrary 2020	4.0.3	Added product specific schem 6 columns for Purley and Whitley/Jacobsville to section 5.7.3.2.3
July 2020	4.0.4	Added Dimm SPD schema 7 section 5.8, Memory training data schema 8 section 5.9 and EWL schema section 8.
November 2020	4.0.5	Updated license disclaimer for contribution to UEFI Forum

1 Introduction

1.1 Purpose

The purpose of this document is to describe the interfaces for the BIOS Data ACPI Table.

1.2 Intended Audience

This document is targeted at all platform and system developers who need to consume BDAT interface in their solutions. This includes, but is not limited to: system IA firmware or BIOS developers, bootloader developers, system integrators, as well as end users.

1.3 Related Documents

- *Advanced Configuration and Power Interface (ACPI) Specification located at http://www.uefi.org/sites/default/files/resources/ACPI_6.0.pdf*
- *JEDEC Specifications located at <http://www.jedec.org/standards-documents>*

2 Requirements & Overview

2.1 Requirements

Intel BIOS reference code implements system validation features that produce significant amounts of data. Customers and suppliers need a compatible method to access and parse this data with generic tools. The access method must support native access from applications running on the target system. Optionally, the platform could provide a mechanism for remote access using a ITP/JTAG connection. The exact mechanism for ITP based access is beyond the scope of this document. The data should be accessible from the time it is produced throughout the BIOS boot flow and into the OS. To maintain compatibility with future platforms, a pointer to the data structure must be provided via standard mechanisms defined in the Advanced Configuration and Power Interface (ACPI) specification.

The data structure format must be specified and associated with a unique version number such that non-BIOS applications can discover the format and maintain backward compatibility with old revisions. Forward compatibility is not a requirement, but a secondary version number can denote when fields have been appended to the end of the compatible structure. The data structure must support a reliable mechanism to verify data integrity, such as a Cyclic Redundancy Check (CRC) algorithm.

2.2 Overview

Intel BIOS reference code shall define a compatible data structure using the C programming language and compiler settings for Intel® IA32 Architecture. The BIOS data structure shall consist of three sections: a compatible header, a versioned data range, and an optional OEM data range. The compatible header shall contain the following information: an 8-byte signature string, a total structure size, a 16-bit CRC covering the structure size, primary and secondary versions, and an optional OEM offset.

The versions shall uniquely define the format of the data range such that an application can cast the memory range with the associated C structure and decode the data fields. The secondary version number shall be incremented when data fields are appended to the previous version of the data structure. The versions do not apply to the OEM data range.

If the System BIOS needs to update fields within the data structure, it shall be responsible for recalculating the CRC after the updates. The data structure must be relocated to different memory addresses, so pointers to fields within the data structure should be avoided. Instead, offsets can be used relative to the base address of the data structure. External pointers should also be defined as offsets of type UINT32 or UINT64 (relative to base address 0).

When the system BIOS establishes the final system memory map and location of the ACPI memory regions, the data structure shall be copied from the intermediate memory location to its final destination in AddressRangeReserved, an ACPI Type 2 memory region below 4 GB. The system BIOS must reserve a memory region that is large enough to accommodate the size of the BIOS data structure rounded up to the next 4 KB page size and aligned to a 4 KB address boundary. The system BIOS shall report the physical address range of the Type 2 memory region as required by the ACPI specification. This includes software Interrupt 15h - function AX = E820h, or UEFI GetMemoryMap if applicable.

The system BIOS shall initialize a custom ACPI table containing a pointer to the physical base address of the BIOS data structure within the Type 2 memory region. All accesses to the BIOS data structure should be directed to the final runtime location in the ACPI Type 2 region.

3 ACPI Table Interface

The pointer to the BIOS data structure shall be defined in a custom ACPI table to provide compatibility across multiple platforms. The Root System Description Table (RSDT) shall reference a custom OEM table identified by the unique signature "BDAT". The BDAT table shall conform to the standard ACPI header and contain a Global Address Structure that defines the 64-bit physical base address of the BIOS data structure. An OS driver may be required to access the custom ACPI table and to load pages containing the BIOS data structure.

The following C code is a sample implementation of the BDAT table based on the EFI Developer Kit. The BdatGas field and the table checksum must be updated at boot time based on the address of the BIOS data structure.

```
#pragma pack(1)

typedef unsigned char    UINT8;
typedef unsigned short   UINT16;
typedef unsigned long    UINT32;
typedef unsigned long long  UINT64;

#define EFI_SIGNATURE_16(A, B)      ((A) | (B << 8))
#define EFI_SIGNATURE_32(A, B, C, D) (EFI_SIGNATURE_16 (A, B) |
(EFI_SIGNATURE_16 (C, D) << 16))

//
// Common ACPI description table header.
// This structure prefaces most ACPI tables.
//
typedef struct {
    UINT32  Signature;
    UINT32  Length;
    UINT8   Revision;
    UINT8   Checksum;
    UINT8   OemId[6];
    UINT64  OemTableId;
    UINT32  OemRevision;
    UINT32  CreatorId;
    UINT32  CreatorRevision;
} EFI_ACPI_DESCRIPTION_HEADER;

//
// ACPI 6.0 Generic Address Space definition
//
typedef struct {
    UINT8   AddressSpaceId;
    UINT8   RegisterBitWidth;
    UINT8   RegisterBitOffset;
    UINT8   AccessSize;
    UINT64  Address;
} EFI_ACPI_6_0_GENERIC_ADDRESS_STRUCTURE;
```


ACPI Table Interface

```
//
// BIOS Data ACPI structure
//
typedef struct {
    EFI_ACPI_DESCRIPTION_HEADER          Header;
    EFI_ACPI_6_0_GENERIC_ADDRESS_STRUCTURE BdatGas;
} BDAT ACPI_DESCRIPTION_TABLE;

//
// BIOS Data Parameter Region Generic Address Information
//
#define BDAT ACPI_POINTER                0x0

//
// BIOS Data Table
//
BDAT ACPI_DESCRIPTION_TABLE BiosDataTable = {
    EFI_SIGNATURE_32('B','D','A','T'), // Signature
    sizeof (BDAT ACPI_DESCRIPTION_TABLE), // Length
    0x01, // Revision [01]
    //
    // Checksum will be updated during boot
    //
    0, // Checksum
    ' ', // OEM ID
    ' ',
    ' ',
    ' ',
    ' ',
    ' ',
    ' ',
    0, // OEM Table ID
    0, // OEM Revision [0x00000000]
    0, // Creator ID
    0, // Creator Revision
    0, // System Memory Address Space ID
    0,
    0,
    0,

    // Pointer will be updated during boot
    BDAT ACPI_POINTER,
};

#pragma pack()
```

4 BIOS Data Structure Header

The BIOS data structure shall begin with a compatible header so that an application can determine the remaining structure format and check the data integrity. The header shall contain the following information: an 8-byte signature string, a total structure size, a 16-bit CRC, primary and secondary versions, and an optional OEM offset.

The signature string shall be initialized to the ASCII sequence "BDATHEAD". The CRC shall be calculated over the specified size of the BIOS data structure, assuming that the CRC field itself contains a value of 0. The 16-bit CRC algorithm shall be compatible with the JEDEC DDR3 Serial Presence Detect (SPD) specification for bytes 126 – 127.

The primary and secondary versions shall uniquely define the format of the data range such that an application can cast the memory range with the associated C structure and decode the data fields. The secondary version number shall be incremented when data fields are appended to the previous version of the data structure. The secondary version number can be recycled when the primary version changes.

The OEM offset provides an optional mechanism for OEMs to customize the BIOS data structure without affecting compatibility of the versioned data range. The version numbers do not apply to the OEM data range, although fields in the versioned data range can be initialized by the OEM system BIOS. The OEM offset is provided mainly as a courtesy for customers that wish to use the BIOS data structure mechanism to transfer information to an OS driver. The format of the OEM data range is outside the scope of this specification.

The header may not be aligned during BIOS use but will be aligned to a 4 KB page boundary when relocated in Type 2 memory for OS use. The header format shall not change across different platform generations. The following data structure defines the compatible header.

The BiosDataStructSize field should indicate the total size of all the BDAT data, including the header, the table of offsets, and all of the schemas.

```
#pragma pack(1)

typedef struct {
    UINT8   BiosDataSignature[8]; // "BDATHEAD"
    UINT32  BiosDataStructSize;   // sizeof BDAT_STRUCTURE
    UINT16  Crc16;                // 16-bit CRC of BDAT_STRUCTURE
                                     // (calculated with 0 in this field)

    UINT16  Reserved
    UINT16  PrimaryVersion;      // Primary version
    UINT16  SecondaryVersion;    // Secondary version
    UINT32  OemOffset;           // Optional offset to OEM-defined structure
    UINT32  Reserved1;
    UINT32  Reserved2;
} BDAT_HEADER_STRUCTURE;

#pragma pack()
```

4.1 Version 4.0

Version 4.0 of the BDAT structure enables the BIOS reference code to publish any possible data structure desired to OS applications.

To accomplish this, the version 4.0 structure defines an array of offsets. Each offset marks the start of a new data structure relative to the beginning of the BDAT structure. The data structures identify themselves by a GUID, which indicates the schema of the data they contain. At a higher conceptual level, this creates a list of key-value pairs with each key being a GUID that identifies the schema of the data located at the offset. The `BDAT_SCHEMA_LIST_STRUCTURE` also contains date-time information indicating when the structure was generated.

```
#pragma pack(push, 1)

typedef struct BdatSchemaList {
    UINT16          SchemaListLength;
    UINT16          Reserved;
    UINT16          Year;
    UINT8           Month;
    UINT8           Day;
    UINT8           Hour;
    UINT8           Minute;
    UINT8           Second;
    UINT8           Reserved;
    UINT32          Schemas[SchemaListLength];
} BDAT_SCHEMA_LIST_STRUCTURE;

typedef struct BdatStruct {
    BDAT_HEADER_STRUCTURE    BdatHeader;
    BDAT_SCHEMA_LIST_STRUCTURE BdatSchemas;
} BDAT_STRUCTURE;

#pragma pack(pop)
```

Every structure pointed to by the schemas array will have the following header:

```
#pragma pack(push, 1)

typedef struct BdatSchemaHeader {
    EFI_GUID          SchemaId;
    UINT32            DataSize;
    UINT16            Crc16;
} BDAT_SCHEMA_HEADER_STRUCTURE;

#pragma pack(pop)
```

The SchemaId GUID uniquely identifies the format of the data contained within the structure. If a change is required to the schema, then one simply assigns a new GUID to the schema. DataSize indicates the total size of the memory block, including both the header as well as the schema specific data. Crc16 is computed in the same manner as the field on `BDAT_HEADER_STRUCTURE`.

Data following the `BDAT_SCHEMA_HEADER_STRUCTURE` is dependent on the schema. The schema itself is responsible for defining the top level data structure for the schema. When doing so, the top level structure must have a `BDAT_SCHEMA_HEADER_STRUCTURE` as the first element. Since the schema header is the first entry in the structure, the `UINT32` to this structure in the Schemas array can be added to a pointer to the BDAT structure and then casted to either `(BDAT_SCHEMA_HEADER_STRUCTURE*)` or to the top level schema structure itself. The flow on the data extraction side would first cast to the header to read the GUID. Then if it's the data the extractor tool is looking for, it would cast again to the appropriate top level schema data structure.

The following sections define the schemas that are currently defined by this specification.

5 Memory Schemas

5.1 Memory Data Schema 2

This memory schema stores data produced by the Rank Margin Tool included with the Memory Reference Code for several Intel platforms.

```
#pragma pack(push, 1)

///
/// Memory Schema 2 GUID
///
/// {CE3F6794-4883-492c-8DBA-2FC098447710}
///
#define BDAT_MEMORY_DATA_2_GUID \
    { \
        0xCE3F6794, 0x4883, 0x492C, 0x8D, 0xBA, 0x2F, 0xC0, 0x98, 0x44, 0x77, 0x10 \
    }

#define MAX_MODE_REGISTER 7 // Number of mode registers
#define MAX_DRAM_DEVICE 9 // Maximum number of memory devices

typedef struct {
    UINT16 modeRegister[MAX_MODE_REGISTER]; // Mode register settings
} BDAT_DRAM_MRS_STRUCTURE;

typedef struct {
    UINT8 RxDqLeft; // Units = PiStep
    UINT8 RxDqRight;
    UINT8 TxDqLeft;
    UINT8 TxDqRight;
    UINT8 RxVrefLow; // Units = RxVrefStep
    UINT8 RxVrefHigh;
    UINT8 TxVrefLow; // Units = TxVrefStep
    UINT8 TxVrefHigh;
} BDAT_DQ_MARGIN_STRUCTURE;
```

```

typedef struct {
    UINT8    RxDqLeft;           // Units = PiStep
    UINT8    RxDqRight;
    UINT8    TxDqLeft;
    UINT8    TxDqRight;
    UINT8    CmdLeft;
    UINT8    CmdRight;
    UINT8    RecvEnLeft;        // Units = RecvEnStep
    UINT8    RecvEnRight;
    UINT8    WrLevLeft;        // Units = WrLevStep
    UINT8    WrLevRight;
    UINT8    RxVrefLow;        // Units = RxVrefStep
    UINT8    RxVrefHigh;
    UINT8    TxVrefLow;        // Units = TxVrefStep
    UINT8    TxVrefHigh;
    UINT8    CmdVrefLow;        // Units = caVrefStep
    UINT8    CmdVrefHigh;
} BDAT_RANK_MARGIN_STRUCTURE;

typedef struct {
    UINT16   RecEnDelay[MaxStrobe]; // Array of nibble training results per rank
    UINT16   WlDelay[MaxStrobe];
    UINT8    RxDqDelay[MaxStrobe];
    UINT8    TxDqDelay[MaxStrobe];
    UINT8    ClkDelay;
    UINT8    CtlDelay;
    UINT8    CmdDelay[3];
    UINT8    IoLatency;
    UINT8    RoundTrip;
} BDAT_RANK_TRAINING_STRUCTURE;

typedef struct {
    UINT8    RankEnabled;        // 0 = Rank disabled
    UINT8    RankMarginEnabled; // 0 = Rank margin disabled
    UINT8    DqMarginEnabled;   // 0 = Dq margin disabled
    BDAT_RANK_MARGIN_STRUCTURE RankMargin; // Rank margin data
    BDAT_DQ_MARGIN_STRUCTURE   DqMargin[MaxDq]; // Array of Dq margin data per rank
    BDAT_RANK_TRAINING_STRUCTURE RankTraining; // Rank training settings
    BDAT_DRAM_MRS_STRUCTURE RankMrs[MAX_DRAM_DEVICE]; // Rank MRS settings
} BDAT_RANK_2_STRUCTURE;

#define MAX_SPD_BYTE_512 512 // Number of bytes in Serial EEPROM

typedef struct {
    UINT8    Valid[MAX_SPD_BYTE_512/8]; // Each valid bit maps to SPD byte
    UINT8    SpdData[MAX_SPD_BYTE_512]; // Array of raw SPD data bytes
} BDAT_SPD_2_STRUCTURE;

typedef struct {
    UINT8    DimmEnabled; // 0 = DIMM disabled
    BDAT_RANK_2_STRUCTURE RankList[MaxRankDimm]; // Array of ranks per DIMM
    BDAT_SPD_2_STRUCTURE SpdBytes; // SPD data per DIMM
} BDAT_DIMM_2_STRUCTURE;

```

Memory Schemas

```
typedef struct {
    UINT8    ChEnabled;    // 0 = Channel disabled
    UINT8    NumDimmSlot;  // Number of slots per channel on the board
    BDAT_DIMM_2_STRUCTURE DimmList[MaxDimm]; // Array of DIMMs per channel
} BDAT_CHANNEL_2_STRUCTURE;

typedef struct {
    UINT8    ImcEnabled; // 0 = MC disabled
    UINT16   ImcDid;     // MC device Id
    UINT8    ImcRid;     // MC revision Id
    UINT16   DdrFreq;    // DDR frequency in units of MHz / 10
                // e.g. DdrFreq = 13333 for tCK = 1.5 ns
    UINT16   DdrVoltage; // Vdd in units of mV
                // e.g. DdrVoltage = 1350 for Vdd = 1.35 V
    UINT8    PiStep;     // Step unit = PiStep * tCK / 2048
                // e.g. PiStep = 16 for step = 11.7 ps (1/128 tCK)
    UINT16   RxVrefStep; // Step unit = RxVrefStep * Vdd / 100
                // e.g. RxVrefStep = 520 for step = 7.02 mV
    UINT16   TxVrefStep; // Step unit = TxVrefStep * Vdd / 100
    UINT16   CaVrefStep; // Step unit = caVrefStep * Vdd / 100
    UINT8    RecvEnStep; // Step unit = RecvEnStep * tCK / 2048
    UINT8    WrLevStep;  // Step unit = WrLevStep * tCK / 2048
    BDAT_CHANNEL_2_STRUCTURE ChannelList[MaxCh]; // Array of channels per socket
} BDAT_SOCKET_2_STRUCTURE;

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE SchemaHeader;
    UINT32   RefCodeRevision;
    UINT8    MaxNode;      // Max processors per system, e.g. 4
    UINT8    MaxCh;        // Max channels per socket, e.g. 4
    UINT8    MaxDimm;      // Max DIMM per channel, e.g. 3
    UINT8    MaxRankDimm;  // Max ranks per DIMM, e.g. 4
    UINT8    MaxStrobe;    // Number of Dqs used by the rank, e.g. 18
    UINT8    MaxDq;        // Number of Dq bits used by the rank, e.g. 72
    UINT32   MarginLoopCount; // Units of cache line
    BDAT_SOCKET_2_STRUCTURE SocketList[MaxNode]; // Array of sockets per system
} BDAT_MEMORY_DATA_2_STRUCTURE;

#pragma pack(pop)
```

5.2 Memory Data Schema 2B

Same as the memory data schema 2 except that dqLaneCnt and rankMarginValidSignals were added to

```
BDAT_RANK_2B_STRUCTURE.
#pragma pack(push, 1)

///
/// Memory Schema 2B GUID
///
/// {DE18DF61-E783-4E1D-87AA-4D8083D17C25}
///
#define BDAT_MEMORY_DATA_2B_GUID \
    { \
        0xde18df61, 0xe783, 0x4e1d, 0x87, 0xaa, 0x4d, 0x80, 0x83, 0xd1, 0x7c, 0x25 \
    }

#define MAX_MODE_REGISTER 7 // Number of mode registers
#define MAX_DRAM_DEVICE 9 // Maximum number of memory devices

typedef struct {
    UINT16 ModeRegister[MAX_MODE_REGISTER]; // Mode register settings
} BDAT_DRAM_MRS_STRUCTURE;

typedef struct {
    UINT8 RxDqLeft; // Units = PiStep
    UINT8 RxDqRight;
    UINT8 TxDqLeft;
    UINT8 TxDqRight;
    UINT8 RxVrefLow; // Units = RxVrefStep
    UINT8 RxVrefHigh;
    UINT8 TxVrefLow; // Units = TxVrefStep
    UINT8 TxVrefHigh;
} BDAT_DQ_MARGIN_STRUCTURE;

typedef struct {
    UINT8 RxDqLeft; // Units = PiStep
    UINT8 RxDqRight;
    UINT8 TxDqLeft;
    UINT8 TxDqRight;
    UINT8 CmdLeft;
    UINT8 CmdRight;
    UINT8 RecvEnLeft; // Units = RecvEnStep
    UINT8 RecvEnRight;
    UINT8 WrLevLeft; // Units = WrLevStep
    UINT8 WrLevRight;
    UINT8 RxVrefLow; // Units = RxVrefStep
    UINT8 RxVrefHigh;
    UINT8 TxVrefLow; // Units = TxVrefStep
    UINT8 TxVrefHigh;
    UINT8 CmdVrefLow; // Units = CaVrefStep
    UINT8 CmdVrefHigh;
} BDAT_RANK_MARGIN_STRUCTURE;
```


Memory Schemas

```
typedef struct {
    UINT16  RecEnDelay[MaxStrobe]; // Array of nibble training results per rank
    UINT16  WlDelay[MaxStrobe];
    UINT8   RxDqDelay[MaxStrobe];
    UINT8   TxDqDelay[MaxStrobe];
    UINT8   ClkDelay;
    UINT8   CtlDelay;
    UINT8   CmdDelay[3];
    UINT8   IoLatency;
    UINT8   RoundTrip;
} BDAT_RANK_TRAINING_STRUCTURE;

typedef struct {
    UINT8   RankEnabled; // 0 = Rank disabled
    UINT8   RankMarginEnabled; // 0 = Rank margin disabled
    UINT8   RankMarginValidSignals; // Each valid bit maps to a RMT signal
                                        // bit 0 - RxDq, bit 1 - TxDq,
                                        // bit 2 - Cmd, bit 3 - RecvEn
                                        // bit 4 - Wrlevel, bit 5 - RxVref
                                        // bit 6 - TxVref, bit 7 - CmdVref
    UINT8   DqMarginEnabled; // 0 = Dq margin disabled
    UINT8   DqLaneCnt; // Actual DQ lane cnt
    BDAT_RANK_MARGIN_STRUCTURE RankMargin; // Rank margin data
    BDAT_DQ_MARGIN_STRUCTURE DqMargin[MaxDq]; // Array of Dq margin data per rank
    BDAT_RANK_TRAINING_STRUCTURE RankTraining; // Rank training settings
    BDAT_DRAM_MRS_STRUCTURE RankMrs[MAX_DRAM_DEVICE]; // Rank MRS settings
} BDAT_RANK_2B_STRUCTURE;

#define MAX_SPD_BYTE_512 512 // Number of bytes in Serial EEPROM

typedef struct {
    UINT8   Valid[MAX_SPD_BYTE_512/8]; // Each valid bit maps to SPD byte
    UINT8   SpdData[MAX_SPD_BYTE_512]; // Array of raw SPD data bytes
} BDAT_SPD_2_STRUCTURE;

typedef struct {
    UINT8   DimmEnabled; // 0 = DIMM disabled
    BDAT_RANK_2B_STRUCTURE RankList[MaxRankDimm]; // Array of ranks per DIMM
    BDAT_SPD_2_STRUCTURE SpdBytes; // SPD data per DIMM
} BDAT_DIMM_2_STRUCTURE;

typedef struct {
    UINT8   ChEnabled; // 0 = Channel disabled
    UINT8   NumDimmSlot; // Number of slots per channel on the board
    BDAT_DIMM_2_STRUCTURE DimmList[MaxDimm]; // Array of DIMMs per channel
} BDAT_CHANNEL_2_STRUCTURE;
```

```

typedef struct {
    UINT8    ImcEnabled;    // 0 = MC disabled
    UINT16   ImcDid;        // MC device Id
    UINT8    ImcRid;        // MC revision Id
    UINT16   DdrFreq;       // DDR frequency in units of MHz / 10
                          // e.g. DdrFreq = 13333 for tCK = 1.5 ns
    UINT16   DdrVoltage;    // Vdd in units of mV
                          // e.g. DdrVoltage = 1350 for Vdd = 1.35 V
    UINT8    PiStep;        // Step unit = PiStep * tCK / 2048
                          // e.g. PiStep = 16 for step = 11.7 ps (1/128 tCK)
    UINT16   RxVrefStep;    // Step unit = RxVrefStep * Vdd / 100
                          // e.g. RxVrefStep = 520 for step = 7.02 mV
    UINT16   TxVrefStep;    // Step unit = TxVrefStep * Vdd / 100
    UINT16   CaVrefStep;    // Step unit = caVrefStep * Vdd / 100
    UINT8    RecvEnStep;    // Step unit = RecvEnStep * tCK / 2048
    UINT8    WrLevStep;     // Step unit = WrLevStep * tCK / 2048
    BDAT_CHANNEL_2_STRUCTURE channelList[MaxCh]; // Array of channels per socket
} BDAT_SOCKET_2_STRUCTURE;

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE SchemaHeader;
    UINT32   RefCodeRevision;
    UINT8    MaxNode;        // Max processors per system, e.g. 4
    UINT8    MaxCh;          // Max channels per socket, e.g. 4
    UINT8    MaxDimm;        // Max DIMM per channel, e.g. 3
    UINT8    MaxRankDimm;    // Max ranks per DIMM, e.g. 4
    UINT8    MaxStrobe;     // Number of Dqs used by the rank, e.g. 18
    UINT8    MaxDq;          // Number of Dq bits used by the rank, e.g. 72
    UINT32   MarginLoopCount; // Units of cache line
    BDAT_SOCKET_2_STRUCTURE SocketList[MaxNode]; // Array of sockets per system
} BDAT_MEMORY_DATA_2B_STRUCTURE;

#pragma pack(pop)

```

5.3 Memory Data Schema 4

This memory schema stores the same data as the memory data schema 2. Cached txvref training values for each rank where added. More significantly, the RMT data is separated from the other memory data. This allows for alternate mechanisms of generating the RMT data. If you do not intend to include a BDAT_DRAM_MRS_STRUCTURE please use Memory Schema 4b instead.

```
#pragma pack(push, 1)

///
/// Memory Schema 4 GUID
///
/// {715C6C51-7774-42E7-AB06-51BDB5A24615}
///
#define BDAT_MEMORY_DATA_4_GUID \
{ \
    0x715C6C51, 0x7774, 0x42E7, 0xAB, 0x06, 0x51, 0xBD, 0xB5, 0xA2, 0x46, 0x15 \
}

typedef struct {
    UINT16  Mr0;           // MR0 settings
    UINT16  Mr1;           // MR1 settings
    UINT16  Mr2;           // MR2 settings
    UINT16  Mr3;           // MR3 settings
    UINT16  Mr4;           // MR4 settings
    UINT16  Mr5;           // MR5 settings
    UINT16  Mr6[MaxMrDevice]; // MR6 settings
} BDAT_DRAM_MRS_STRUCTURE;

typedef struct {
    UINT16  RecEnDelay[MaxStrobe]; // Array of nibble training results per rank
    UINT16  WlDelay[MaxStrobe];
    UINT8   RxDqDelay[MaxStrobe];
    UINT8   TxDqDelay[MaxStrobe];
    UINT8   ClkDelay;
    UINT8   CtlDelay;
    UINT8   CmdDelay[3];
    UINT8   IoLatency;
    UINT8   Roundtrip;
    UINT8   Txvref[MaxStrobe]; // TxVref training values per rank & strobe
} BDAT_RANK_TRAINING_4_STRUCTURE;

typedef struct {
    UINT8   RankEnabled; // 0 = Rank disabled
    BDAT_RANK_TRAINING_4_STRUCTURE RankTraining; // Rank training settings
    BDAT_DRAM_MRS_STRUCTURE RankMrs[MaxMr]; // Rank MRS settings
} BDAT_RANK_4_STRUCTURE;

#define MAX_SPD_BYTE_512 512 // Number of bytes in Serial EEPROM

typedef struct {
    UINT8   Valid[MAX_SPD_BYTE_512/8]; // Each valid bit maps to SPD byte
    UINT8   SpdData[MAX_SPD_BYTE_512]; // Array of raw SPD data bytes
} BDAT_SPD_4_STRUCTURE;
```

```

typedef struct {
    UINT8          DimmEnabled;           // 0 = DIMM disabled
    BDAT_RANK_4_STRUCTURE RankList[MaxRankDimm]; // Array of ranks per DIMM
    BDAT_SPD_4_STRUCTURE SpdBytes;       // SPD data per DIMM
} BDAT_DIMM_4_STRUCTURE;

typedef struct {
    UINT8          ChEnabled;           // 0 = Channel disabled
    UINT8          NumDimmSlot;        // Number of slots per channel on the board
    BDAT_DIMM_4_STRUCTURE DimmList[MaxDimm]; // Array of DIMMs per channel
} BDAT_CHANNEL_4_STRUCTURE;

typedef struct {
    UINT8  ImcEnabled; // 0 = MC disabled
    UINT16 ImcDid;     // MC device Id
    UINT8  ImcRid;     // MC revision Id
    UINT16 DdrFreq;    // DDR frequency in units of MHz / 10
                // e.g. DdrFreq = 13333 for tCK = 1.5 ns
    UINT16 DdrVoltage; // Vdd in units of mV
                // e.g. DdrVoltage = 1350 for Vdd = 1.35 V
    UINT8  PiStep;     // Step unit = PiStep * tCK / 2048
                // e.g. PiStep = 16 for step = 11.7 ps (1/128 tCK)
    UINT16 RxVrefStep; // Step unit = RxVrefStep * Vdd / 100
                // e.g. RxVrefStep = 520 for step = 7.02 mV
    UINT16 TxVrefStep; // Step unit = TxVrefStep * Vdd / 100
    UINT16 CaVrefStep; // Step unit = CaVrefStep * Vdd / 100
    UINT8  RecvEnStep; // Step unit = RecvEnStep * tCK / 2048
    UINT8  WrLevStep;  // Step unit = WrLevStep * tCK / 2048
    BDAT_CHANNEL_4_STRUCTURE ChannelList[MaxCh]; // Array of channels per socket
} BDAT_SOCKET_4_STRUCTURE;

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE SchemaHeader;
    UINT32 RefCodeRevision;
    UINT8  MaxNode;           // Max processors per system, e.g. 4
    UINT8  MaxCh;            // Max channels per socket, e.g. 4
    UINT8  MaxDimm;          // Max DIMM per channel, e.g. 3
    UINT8  MaxRankDimm;      // Max ranks per DIMM, e.g. 4
    UINT8  MaxStrobe;        // Num of Dqs used by the rank, e.g.18
    UINT8  MaxMr;           // Number of DRAM MRS structures
    UINT8  MaxMrDevice;     // Number of DRAM MRS registers
    BDAT_SOCKET_4_STRUCTURE SocketList[MaxNode]; // Array of sockets per system
} BDAT_MEMORY_DATA_4_STRUCTURE;

#pragma pack(pop)

```

5.4 Memory Data Schema 4B

Same as memory data schema 4 but without the `BDAT_DRAM_MRS_STRUCTURE`, `MaxMr` and `MaxMrDevice` variables.

```
#pragma pack(push, 1)

///
/// Memory Schema 4B GUID
///
/// {5B274DC7-4222-4033-BAC8-5F13A111A215}
///
#define BDAT_MEMORY_DATA_4B_GUID \
{ \
    0x5b274dc7, 0x4222, 0x4033, 0xba, 0xc8, 0x5f, 0x13, 0xa1, 0x11, 0xa2, 0x15 \
}

typedef struct {
    UINT16  RecEnDelay[MaxStrobe]; // Array of nibble training results per rank
    UINT16  WlDelay[MaxStrobe];
    UINT8   RxDqDelay[MaxStrobe];
    UINT8   TxDqDelay[MaxStrobe];
    UINT16  ClkDelay;
    UINT16  CtlDelay;
    UINT16  CmdDelay[3];
    UINT8   IoLatency;
    UINT8   Roundtrip;
    UINT8   Txvref[MaxStrobe]; // TxVref training values per rank & strobe
} BDAT_RANK_TRAINING_4_STRUCTURE;

typedef struct {
    UINT8           RankEnabled; // 0 = Rank disabled
    BDAT_RANK_TRAINING_4_STRUCTURE RankTraining; // Rank training settings
} BDAT_RANK_4_STRUCTURE;

#define MAX_SPD_BYTE_512           512 // Number of bytes in Serial EEPROM

typedef struct {
    UINT8   Valid[MAX_SPD_BYTE_512/8]; // Each valid bit maps to SPD byte
    UINT8   SpdData[MAX_SPD_BYTE_512]; // Array of raw SPD data bytes
} BDAT_SPD_4_STRUCTURE;

typedef struct {
    UINT8           DimmEnabled; // 0 = DIMM disabled
    BDAT_RANK_4_STRUCTURE RankList[MaxRankDimm]; // Array of ranks per DIMM
    BDAT_SPD_4_STRUCTURE SpdBytes; // SPD data per DIMM
} BDAT_DIMM_4_STRUCTURE;

typedef struct {
    UINT8   ChEnabled; // 0 = Channel disabled
    UINT8   NumDimmSlot; // Number of slots per channel on the board
    BDAT_DIMM_4_STRUCTURE DimmList[MaxDimm]; // Array of DIMMs per channel
} BDAT_CHANNEL_4_STRUCTURE;
```

```

typedef struct {
    UINT8    ImcEnabled;    // 0 = MC disabled
    UINT16   ImcDid;       // MC device Id
    UINT8    ImcRid;       // MC revision Id
    UINT16   DdrFreq;      // DDR frequency in units of MHz / 10
                        // e.g. DdrFreq = 13333 for tCK = 1.5 ns
    UINT16   DdrVoltage;   // Vdd in units of mV
                        // e.g. DdrVoltage = 1350 for Vdd = 1.35 V
    UINT8    PiStep;       // Step unit = PiStep * tCK / 2048
                        // e.g. PiStep = 16 for step = 11.7 ps (1/128 tCK)
    UINT16   RxVrefStep;   // Step unit = RxVrefStep * Vdd / 100
                        // e.g. RxVrefStep = 520 for step = 7.02 mV
    UINT16   TxVrefStep;   // Step unit = TxVrefStep * Vdd / 100
    UINT16   CaVrefStep;   // Step unit = CaVrefStep * Vdd / 100
    UINT8    RecvEnStep;   // Step unit = RecvEnStep * tCK / 2048
    UINT8    WrLevStep;    // Step unit = WrLevStep * tCK / 2048
    BDAT_CHANNEL_4_STRUCTURE ChannelList[MaxCh]; // Array of channels per socket
} BDAT_SOCKET_4_STRUCTURE;

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE SchemaHeader;
    UINT32   RefCodeRevision; // Matches JKT scratchpad definition
    UINT8    MaxNode;         // Max processors per system, e.g. 4
    UINT8    MaxCh;          // Max channels per socket, e.g. 4
    UINT8    MaxDimm;        // Max DIMM per channel, e.g. 3
    UINT8    MaxRankDimm;    // Max ranks per DIMM, e.g. 4
    UINT8    MaxStrobe;      // Number of Dqs used by the rank, e.g. 18
    BDAT_SOCKET_4_STRUCTURE SocketList[MaxNode]; // Array of sockets per system
} BDAT_MEMORY_DATA_4B_STRUCTURE;

#pragma pack(pop)

```

5.5 RMT Schema 4

This memory schema stores the same data as the memory data schema 2. The changes are that the RMT data is separated from the other memory data. This allows for alternate mechanisms of generating the RMT data.data This schema defines the RMT results.

```
#pragma pack(push, 1)

///
/// RMT Schema 4 GUID
///
/// {E2E0270A-6F87-4759-A239-CA867170AE83}
///
#define BDAT_RMT_4_GUID \
{ \
    0xE2E0270A, 0x6F87, 0x4759, 0xA2, 0x39, 0xCA, 0x86, 0x71, 0x70, 0xAE, 0x83 \
}

typedef struct {
    UINT8    RxDqLeft;           // Units = PiStep
    UINT8    RxDqRight;
    UINT8    TxDqLeft;
    UINT8    TxDqRight;
    UINT8    RxVrefLow;         // Units = RxVrefStep
    UINT8    RxVrefHigh;
    UINT8    TxVrefLow;        // Units = TxVrefStep
    UINT8    TxVrefHigh;
} BDAT_DQ_MARGIN_STRUCTURE;

typedef struct {
    UINT8    RxDqLeft;           // Units = PiStep
    UINT8    RxDqRight;
    UINT8    TxDqLeft;
    UINT8    TxDqRight;
    UINT8    CmdLeft;
    UINT8    CmdRight;
    UINT8    RecvEnLeft;       // Units = RecvEnStep
    UINT8    RecvEnRight;
    UINT8    WrLevLeft;        // Units = WrLevStep
    UINT8    WrLevRight;
    UINT8    RxVrefLow;        // Units = RxVrefStep
    UINT8    RxVrefHigh;
    UINT8    TxVrefLow;        // Units = TxVrefStep
    UINT8    TxVrefHigh;
    UINT8    CmdVrefLow;       // Units = CaVrefStep
    UINT8    CmdVrefHigh;
} BDAT_RANK_MARGIN_STRUCTURE;

typedef struct {
    UINT8    RankEnabled;       // 0 = Rank disabled
    UINT8    RankMarginEnabled; // 0 = Rank margin disabled
    UINT8    DqMarginEnabled;   // 0 = Dq margin disabled
    BDAT_RANK_MARGIN_STRUCTURE RankMargin; // Rank margin data
    BDAT_DQ_MARGIN_STRUCTURE   DqMargin[MaxDq]; // Array of Dq margin data per rank
} BDAT_RMT_RANK_4_STRUCTURE;

typedef struct {
    UINT8    DimmEnabled;       // 0 = DIMM disabled
    BDAT_RMT_RANK_4_STRUCTURE RankList[MaxRankDimm]; // Array of ranks per DIMM
}
```

```

} BDAT_RMT_DIMM_4_STRUCTURE;

typedef struct {
    UINT8    ChEnabled;    // 0 = Channel disabled
    UINT8    NumDimmSlot;  // Number of slots per channel on the board
    BDAT_RMT_DIMM_4_STRUCTURE DimmList[MaxDimm]; // Array of DIMMs per channel
} BDAT_RMT_CHANNEL_4_STRUCTURE;

typedef struct {
    UINT8    ImcEnabled;    // 0 = MC disabled
    BDAT_RMT_CHANNEL_4_STRUCTURE ChannelList[MaxCh]; // Array of channels per socket
} BDAT_RMT_SOCKET_4_STRUCTURE;

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE SchemaHeader;
    UINT32   RefCodeRevision;
    UINT8    MaxNode;        // Max processors per system, e.g. 4
    UINT8    MaxCh;          // Max channels per socket, e.g. 4
    UINT8    MaxDimm;        // Max DIMM per channel, e.g. 3
    UINT8    MaxRankDimm;    // Max ranks per DIMM, e.g. 4
    UINT8    MaxDq;          // Number of Dq bits used by the rank, e.g. 72
    UINT32   MarginLoopCount; // Units of cache line
    BDAT_RMT_SOCKET_4_STRUCTURE SocketList[MaxNode]; // Array of sockets per system
} BDAT_RMT_4_STRUCTURE;

#pragma pack(pop)

```


5.6 RMT Schema 5

This memory schema removes the write leveling and receive enable entries from BDAT_RANK_MARGIN_STRUCTURE and adds entries for CTL timing margins. This schema defines the RMT results.

```
#pragma pack(push, 1)

///
/// RMT Schema 5 GUID
///
/// {1838678E-ED14-4e70-A90D-48572BF053D2}
///
#define BDAT_RMT_5_GUID \
{ \
    0x1838678E, 0xED14, 0x4E70, 0xA9, 0xD, 0x48, 0x57, 0x2B, 0xF0, 0x53, 0xD2 \
}

typedef struct {
    UINT8    RxDqLeft;           // Units = PiStep
    UINT8    RxDqRight;
    UINT8    TxDqLeft;
    UINT8    TxDqRight;
    UINT8    RxVrefLow;         // Units = RxVrefStep
    UINT8    RxVrefHigh;
    UINT8    TxVrefLow;         // Units = TxVrefStep
    UINT8    TxVrefHigh;
} BDAT_DQ_MARGIN_STRUCTURE;

typedef struct {
    UINT8    RxDqLeft;           // Units = PiStep
    UINT8    RxDqRight;
    UINT8    TxDqLeft;
    UINT8    TxDqRight;
    UINT8    CmdLeft;
    UINT8    CmdRight;
    UINT8    CtlLeft;
    UINT8    CtlRight;
    UINT8    RxVrefLow;         // Units = RxVrefStep
    UINT8    RxVrefHigh;
    UINT8    TxVrefLow;         // Units = TxVrefStep
    UINT8    TxVrefHigh;
    UINT8    CmdVrefLow;        // Units = CaVrefStep
    UINT8    CmdVrefHigh;
} BDAT_RANK_MARGIN_STRUCTURE;

typedef struct {
    UINT8    RankEnabled;       // 0 = Rank disabled
    UINT8    RankMarginEnabled; // 0 = Rank margin disabled
    UINT8    DqMarginEnabled;   // 0 = Dq margin disabled
    BDAT_RANK_MARGIN_STRUCTURE RankMargin; // Rank margin data
    BDAT_DQ_MARGIN_STRUCTURE DqMargin[MaxDq]; // Array of Dq margin data per rank
} BDAT_RMT_RANK_5_STRUCTURE;
```

```

typedef struct {
    UINT8          DimmEnabled;           // 0 = DIMM disabled
    BDAT_RMT_RANK_5_STRUCTURE RankList[MaxRankDimm]; // Array of ranks per DIMM
} BDAT_RMT_DIMM_5_STRUCTURE;

typedef struct {
    UINT8  ChEnabled;           // 0 = Channel disabled
    UINT8  NumDimmSlot;        // Number of slots per channel on the board
    BDAT_RMT_DIMM_5_STRUCTURE DimmList[MaxDimm]; // Array of DIMMs per channel
} BDAT_RMT_CHANNEL_5_STRUCTURE;

typedef struct {
    UINT8          ImcEnabled;           // 0 = MC disabled
    BDAT_RMT_CHANNEL_5_STRUCTURE ChannelList[MaxCh]; // Array of channels per socket
} BDAT_RMT_SOCKET_5_STRUCTURE;

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE SchemaHeader;
    UINT32 RefCodeRevision; // Matches JKT scratchpad definition
    UINT8  MaxNode;        // Max processors per system, e.g. 4
    UINT8  MaxCh;          // Max channels per socket, e.g. 4
    UINT8  MaxDimm;        // Max DIMM per channel, e.g. 3
    UINT8  MaxRankDimm;    // Max ranks per DIMM, e.g. 4
    UINT8  MaxDq;          // Number of Dq bits used by the rank, e.g. 72
    UINT32 MarginLoopCount; // Units of cache line
    BDAT_RMT_SOCKET_5_STRUCTURE SocketList[MaxNode]; // Array of sockets per system
} BDAT_RMT_5_STRUCTURE;

#pragma pack(pop)

```

5.7 Columnar Style Memory Schema 6

Previous memory data schema 4 and 4B, RMT schema 4 and 5 allocated space for all the possible sockets, channels, dimms, ranks, and lanes based on the platform regardless whether the sockets, channels, dimms or ranks were populated or not. It could waste a lot of space. Moreover, the RMT results allocate space for all lanes regardless whether the per lane results were requested. In order to utilize the memory space more efficiently, provide the flexibilities of handle different types of results or data and enable a common parser for all schema, columnar style schema are introduced.

Columnar style schema have two sections: one for the metadata and one for the columnar data. The metadata section contains the key/value pairs. One of the key/value pair indicates the number of coulumar entries. The columnar section contains data organized as rows and columns.

The columnar style schema have this GUID in the schema header structure.

```

///
/// Columnar style schema GUID
///
/// {8FE928-0F5F-046D4-8410-479FDA279DB6}
///
#define COLUMNAR_RESULT_GUID \
{ \
    0x8F4E928, 0xF5F, 0x46D4, 0x84, 0x10, 0x47, 0x9F, 0xDA, 0x27, 0x9D, 0xB6 \
}

```

Memory Schemas

The columnar results schema have the following header which defines the GUIDs, the size of the meta and row data and the size of row element and row count. The information in the header is important for the common parser.

```
#pragma pack(push, 1)


typedef struct {
    UINT32 Revision;
    BOOLEAN TransferMode;
    struct {
        VOID *Reserved;
        UINT32 MetadataSize;
        EFI_GUID MetadataType;
    } MdBlock;
    struct {
        VOID *Reserved;
        EFI_GUID ResultType;
        UINT32 ResultElementSize;
        INT32 ResultCapacity;
        INT32 ResultElementCount;
    } RsBlock;
} COLUMNAR_RESULTS_DATA_HEAD_STRUCTURE;

#pragma pack(pop)
```

Following the header is the the meta data structure, then the result data rows.

To increase the flexibility of support different projects which different memory space requirement, the memory data are divided into 3 schema to store memory device info, training data and margin test results respectively. Individual project can choose to implement any combination of them.

The following diagram shows what the BDAT structure look like if all 3 schema are implemented.



5.7.1 RMT Schema 6

RMT schema 6 stores the RMT results.

NOTE: RMT schema 6 used in the Broxton.

5.7.1.1 RMT Schema 6 metadata

```
#define BDATRMT_RESULT_METADATA_GUID \
{0x02CB1552,0xD659,0x4232,{0xB5,0x1F,0xCA,0xB1,0xE1,0x1F,0xCA,0x87} }

#pragma pack (push, 1)

typedef struct BDATRMT_RESULT_METADATA{
    BOOLEAN EnableCtlAllMargin;
    UINT16 SinglesBurstLength;
    UINT32 SinglesLoopCount;
    UINT16 TurnaroundsBurstLength;
    UINT32 TurnaroundsLoopCount;
    SCRAMBLER_OVERRIDE_MODE ScramblerOverrideMode;
    UINT8 PiStepUnit[2]; // indexed as [fronstside=0/backside=1]
    UINT16 RxVrefStepUnit[2]; // indexed as [fronstside=0/backside=1]
    UINT16 TxVrefStepUnit[2][2]; // [DDR=0/DDRT=1][fronstside=0/backside=1]
    UINT16 CmdVrefStepUnit[2][2]; // [DDR=0/DDRT=1][fronstside=0/backside=1]
    UINT8 MajorVer;
```

Memory Schemas

```
    UINT8 MinorVer;  
    UINT8 RevVer;  
    UINT32 BuildVer;  
    UINT16 ResultEleCount;  
}BDATRMT_RESULT_METADATA;
```

```
#pragma pack (pop)
```

5.7.1.2 RMT Schema 6 columns

Each result element consists of: 1) a bit field structure header that describes the type and source of the corresponding margin data; and 2) eight unsigned 8-bit values representing margin parameter offsets. The 8 values are organized as 4 pairs with one element of the pair for the low side of the margin parameter and one for the high side. The rank margin covers more than four margin parameters so it requires multiple margin results elements. The lane and rank-to-rank turnaround margins only cover 4 margin parameters so they only require a single margin result element.

5.7.1.2.1 Header:

Header structure is a 32-bit bit mapped structure.

ResultType:

This bit field is the result type. The value occupies bits 0 through 2. The values are:

- 0 = RankResultType0
- 1 = RankResultType1
- 2 = LaneResultType
- 3 = TurnaroundResultType
- 4 = ParamLimitsResultType0
- 5 = ParamLimitsResultType1
- 6 = ParamLimitsResultType2
- 7 = RankResultType2

Socket:

This is the field is the zero based socket index. It occupies the bits 4 through 6.

Controller:

This is the field is the zero based memory controller index within a socket. It occupies the bits 7 through 8.

Channel:

This is the field is the zero based channel index within a memory controller. It occupies the bits 9 through 11.

DimmA:

This is the field is the zero based dimm index within a memory channel. It occupies the bit 12.

RankA:

This is the field is the zero based rank index within a dimm. It occupies the bits 13 through 15.

DimmB:

This is the field is the zero based dimm index within a memory channel. It occupies the bit 16.

RankB:

This is the field is the zero based rank index within a dimm. It occupies the bits 17 through 19.

Lane:

This is the field is the zero based lane index within a rank group. It occupies the bits 20 through 27.

IoLevel:

This is the field is the I/O level. It occupies the bit 28.

IsNvM:

This is the field indicates whether the data is for the NVMDIMM. It occupies the bit 29.

Reserved:

This is the reserved field. It occupies the bits 30 through 31.

5.7.1.2.2 Data:

This column is the margin parameter offsets. The value is an array of four structures where the structure contains two 8-bit unsigned integers. When the corresponding ResultType bit field is *ResultType[0,1,2], the structure values are the margin parameter's last pass offsets. When the corresponding ResultType bit field is ParamLimits*ResultType[0,1,2], the structure values are the margin parameter's limiting offsets. The first value in the structure is the magnitude of the low side of the corresponding margin parameter's offset and the second value is the high side. When the corresponding ResultType bit field is *ResultType[0,1,2] and no failure is detected then the limiting margin parameter value is placed in the corresponding entry.

Memory Schemas

The distribution of margin parameter types within the array of structures depends on the ResultType bit field value as follows:

	Group=0	Group=1	Group=2
Index=0	RxDqsDelay	CmdAll	EridDelay lane=0
Index=1	TxDqDelay	CmdVref	EridDelay lane=1
Index=2	RxVref	CtlAll	EridVref lane=0
Index=3	TxVref		EridVref lane=1

The Group=0 margin parameter values apply when the corresponding ResultType bit field is RankResultType0, LaneResultType, TurnaroundResultType, or ParamLimitsResultType0.

The Group=1 margin parameter values apply when the corresponding ResultType bit field is RankResultType1 or ParamLimitsResultType1. The CtlAll values will be set to 0 if the EnableCtlAllMargin configuration parameter is FALSE.

The Group=2 margin parameter values apply when the corresponding ResultType bit field is RankResultType2 or ParamLimitsResultType2

```
#define BDATRMT_RESULT_COLUMNS_GUID \
{0x87024B19,0xDA3B,0x420B,{0x92,0xC5,0xA6,0x20,0xB3,0x49,0x29,0x83} }

#pragma pack (push, 1)

struct RMT_RESULT_ROW_HEADER;

enum RMT_RESULT_TYPE{
    RankResultType0 = 0,
    RankResultType1 = 1,
    LaneResultType = 2,
    TurnaroundResultType = 3,
    ParamLimitsResultType0 = 4,
    ParamLimitsResultType1 = 5,
    ParamLimitsResultType2 = 6,
    RankRmtResultType2 = 7,
    ResultTypeMax = 16,
    RMT_RESULT_TYPE_DELIM = INT32_MAX
};

typedef enum RMT_RESULT_TYPE RMT_RESULT_TYPE;

struct RMT_RESULT_ROW_HEADER{
    UINT32 ResultType :4;
    UINT32 Socket :3;
    UINT32 Controller :2;
    UINT32 Channel :3;
    UINT32 DimmA :1;
```

```

    UINT32 RankA :3;
    UINT32 DimmB :1;
    UINT32 RankB :3;
    UINT32 Lane :8;
    UINT32 IoLevel :1;
    UINT32 IsNvM :1;
    UINT32 Reserved :2;
};

typedef struct RMT_RESULT_ROW_HEADER RMT_RESULT_ROW_HEADER;

typedef struct BDATRMT_RESULT_COLUMNS{
    struct RMT_RESULT_ROW_HEADER Header;
    UINT8 Margin[4][2];
}BDATRMT_RESULT_COLUMNS;

#pragma pack (pop)

```

5.7.1.2.3 Product specific RMT Schema 6 columns

Purley RMT column row header

```

#define RMT_RESULT_COLUMNS_GUID \
{0xDBBE487E,0xF3C1,0x475E,{0xB8,0xEA,0x69,0x88,0x40,0x07,0x7E,0x2F} }

#pragma pack (push, 1)

struct RMT_RESULT_ROW_HEADER;

enum RMT_RESULT_TYPE{
    Rank0RmtResultType = 0,
    Rank1RmtResultType = 1,
    LaneRmtResultType = 2,
    TurnaroundRmtResultType = 3,
    ParamLimits0ResultType = 4,
    ParamLimits1ResultType = 5,
    ParamLimits2ResultType = 6,
    Rank2RmtResultType = 7,
    RmtResultTypeMax = 8,
    RMT_RESULT_TYPE_DELMIM = INT32_MAX
};

struct RMT_RESULT_ROW_HEADER{
    UINT32 ResultType :3;
    UINT32 Socket :3;
    UINT32 Controller :1;
    UINT32 Channel :2;
    UINT32 DimmA :2;
    UINT32 RankA :3;
    UINT32 DimmB :2;
    UINT32 RankB :3;
    UINT32 Lane :7;
    UINT32 IoLevel :2;
    UINT32 IsDdrT :1;
    UINT32 Reserved :3;
};

#pragma pack (pop)

```


Whitley/Whitley_Copperlake/Jacobsville RMT column row header

```
#define RMT_RESULT_COLUMNS_GUID \
{0xD98145F2,0x62F4,0x47CD,{0xAA,0xD1,0xDA,0x77,0x91,0xB2,0x77,0xF1} }

#pragma pack (push, 1)

struct RMT_RESULT_ROW_HEADER;

enum RMT_RESULT_TYPE{
    Rank0RmtResultType = 0,
    Rank1RmtResultType = 1,
    LaneRmtResultType = 2,
    TurnaroundRmtResultType = 3,
    ParamLimits0ResultType = 4,
    ParamLimits1ResultType = 5,
    ParamLimits2ResultType = 6,
    Rank2RmtResultType = 7,
    RmtResultTypeMax = 8,
    RMT_RESULT_TYPE_DELIM = MAX_INT32
};

struct RMT_RESULT_ROW_HEADER{
    UINT32 ResultType :3;
    UINT32 Socket :3;
    UINT32 Controller :3;
    UINT32 Channel :3;
    UINT32 DimmA :2;
    UINT32 RankA :3;
    UINT32 DimmB :2;
    UINT32 RankB :3;
    UINT32 Lane :7;
    UINT32 IoLevel :2;
    UINT32 IsDdrT :1;
};
#pragma pack (pop)
```

5.7.2 RMT Schema 6B

RMT schema 6B has the same metadata structure as that of RMT schema 6, but the column data structure was updated to add more result types, removed the IsNvm field.

NOTE: RMT schema 6 used in the CFL, CNL.

5.7.2.1 RMT Schema 6B metadata

It is the same as that of RMT schema 6.

5.7.2.2 RMT Schema 6B columns

Each result element consists of: 1) a bit field structure header that describes the type and source of the corresponding margin data; and 2) eight unsigned 8-bit values representing margin parameter offsets. The 8 values are organized as 4 pairs with one element of the pair for the low side of the margin parameter and one for the high side. The rank margin covers more than four margin parameters so it requires multiple

margin results elements. The lane and rank-to-rank turnaround margins only cover 4 margin parameters (RxDqs, TxDq, RxVref and TxVref) so they only require a single margin result element.

5.7.2.2.1 Header:

Header structure is a 32-bit bit mapped structure.

ResultType:

This bit field is the result type. The value occupies bits 0 through 4. The values are:

- 0 = RankResultType0
- 1 = RankResultType1
- 2 = RankResultType2
- 3 = RankResultType3
- 4 = ByteResultType
- 5 = LaneResultType
- 6 = TurnaroundResultType
- 7 = ParamLimitsResultType0
- 8 = ParamLimitsResultType1
- 9 = ParamLimitsResultType2
- 10 = ParamLimitsResultType3
-

Socket:

This is the field is the zero based socket index. It occupies the bits 5 through 7.

Controller:

This is the field is the zero based memory controller index within a socket. It occupies the bits 8 through 9.

Channel:

This is the field is the zero based channel index within a memory controller. It occupies the bits 10 through 12.

DimmA:

This is the field is the zero based dimm index within a memory channel. It occupies the bit 13.

RankA:

This is the field is the zero based rank index within a dimm. It occupies the bits 14 through 16.

DimmB:

This is the field is the zero based dimm index within a memory channel. It occupies the bit 17.

RankB:

This is the field is the zero based rank index within a dimm. It occupies the bits 18 through 20.

Lane:

This is the field is the zero based lane index within a rank group. It occupies the bits 21 through 28.

IoLevel:

This is the field is the I/O level. It occupies the bit 29.

Reserved:

This is the reserved field. It occupies the bits 30 through 31.

5.7.2.2.2 Data:

This column is the margin parameter offsets. The value is an array of four structures where the structure contains two 8-bit unsigned integers. When the corresponding ResultType bit field is Rmt*ResultType[0,1,2,3], the structure values are the margin parameter’s last pass offsets. When the corresponding ResultType bit field is ParamLimits*ResultType[0,1,2,3], the structure values are the margin parameter’s limiting offsets. The first value in the structure is the magnitude of the low side of the corresponding margin parameter’s offset and the second value is the high side. When the corresponding ResultType bit field is Rmt*ResultType[0,1,2,3] and no failure is detected then the limiting margin parameter value is placed in the corresponding entry.

The distribution of margin parameter types within the array of structures depends on the ResultType bit field value as follows:

	Group=0	Group=1	Group=2	Group=3
Index=0	RxDqsDelay	CmdAll	EridDelay lane=0	RecEn
Index=1	TxDqDelay	CmdVref	EridDelay lane=1	WrLvl
Index=2	RxVref	CtlAll	EridVref lane=0	
Index=3	TxVref		EridVref lane=1	

The Group=0 margin parameter values apply when the corresponding ResultType bit field is RankResultType0, ByteResultType, LaneResultType, TurnaroundResultType, or ParamLimitsResultType0.

The Group=1 margin parameter values apply when the corresponding ResultType bit field is RankResultType1 or ParamLimitsResultType1. The CtlAll values will be set to 0 if the EnableCtlAllMargin configuration parameter is FALSE.

The Group=2 margin parameter values apply when the corresponding ResultType bit field is RankResultType2 or ParamLimitsResultType2

The Group=3 margin parameter values apply when the corresponding ResultType bit field is RankResultType3, or ParamLimitsResultType3.

```
#define RMT_RESULT_COLUMNS_GUID \
{0x0E60A1EB,0x331F,0x42A1,{0x9D,0xE7,0x45,0x3E,0x84,0x76,0x11,0x54} }

#pragma pack (push, 1)

struct RMT_RESULT_ROW_HEADER;

enum RMT_RESULT_TYPE{
    RankResultType0 = 0,
    RankResultType1 = 1,
    RankResultType2 = 2,
    RankResultType3 = 3,
    ByteResultType = 4,
    LaneResultType = 5,
    TurnaroundResultType = 6,
    ParamLimits0ResultType = 7,
    ParamLimits1ResultType = 8,
    ParamLimits2ResultType = 9,
    ParamLimits3ResultType = 10,
    ResultTypeMax = 31,
    RMT_RESULT_TYPE_DELMIM = INT32_MAX
};

typedef enum RMT_RESULT_TYPE RMT_RESULT_TYPE;

struct RMT_RESULT_ROW_HEADER{
    UINT32 ResultType :5;
    UINT32 Socket :3;
    UINT32 Controller :2;
    UINT32 Channel :3;
    UINT32 DimmA :1;
    UINT32 RankA :3;
    UINT32 DimmB :1;
    UINT32 RankB :3;
    UINT32 Lane :8;
    UINT32 IoLevel :1;
    UINT32 Reserved :2;
};

typedef struct RMT_RESULT_ROW_HEADER RMT_RESULT_ROW_HEADER;

typedef struct RMT_RESULT_COLUMNS{
    struct RMT_RESULT_ROW_HEADER Header;
    UINT8 Margin[4][2];
}RMT_RESULT_COLUMNS;
```

```
#pragma pack (pop)
```

5.8 DIMM SPD RAW Data Schema 7

This memory schema store the SPD raw data.

The SPD data structure header contains a GUID, total size in bytes and CRC. SPD data entries are packed by bytes in contiguous space after the header. Each entry contains a header that describes the entry type and entry size. The entry type structures define data type for each SPD data entry structure.

```
#pragma pack(push, 1)

///
/// Memory SPD Data Schema GUID
///
/// {1B19F809-1D91-4F00-A3F3-7A676606D3B1}
///
#define BDAT_MEM_SPD_GUID \
{ \
    0x1b19f809, 0x1d91, 0x4f00, { 0xa3, 0xf3, 0x7a, 0x67, 0x66, 0x6, 0xd3, 0xb1 } \
}

///
/// Memory SPD data identification GUID
/// {46F60B90-9C94-43CA-A77C-09B848999348}
///
#define MEM_SPD_DATA_ID_GUID { 0x46f60b90, 0x9c94, 0x43ca, { 0xa7, 0x7c, 0x9, 0xb8, 0x48, 0x99, 0x93, 0x48 } };

///
/// Memory SPD Data Header
///
typedef struct {
    EFI_GUID    MemSpdGuid;    /// GUID that uniquely identifies the memory SPD data revision
    UINT32      Size;          /// Total size in bytes including the header and all SPD data
    UINT32      Crc;           /// 32-bit CRC generated over the whole size minus this crc
    field
                                ///Note: UEFI 32-bit CRC implementation (CalculateCrc32)
                                /// Consumers can ignore CRC check if not needed.
    UINT32      Reserved;     /// Reserved for future use, must be initialized to 0
} MEM_SPD_RAW_DATA_HEADER;

///
/// Memory SPD Raw Data
///
typedef struct {
    MEM_SPD_RAW_DATA_HEADER  Header;

    //
    // This is a dynamic region, where SPD data entries are filled out.
    //
} MEM_SPD_DATA_STRUCTURE
```

```

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE  SchemaHeader;
    MEM_SPD_DATA_STRUCTURE        SpdData;
} BDAT_MEM_SPD_STRUCTURE;

///
/// List of all entry types supported by this revision of memory SPD data structure
///
typedef enum {
    MemSpdDataType0 = 0,

    MemTrainDataTypeMax,
    MemTrainDataTypeDelim = MAX_INT32
} MEM_SPD_DATA_TYPE;

///
/// Generic entry header for all memory SPD raw data entries
///
typedef struct {
    MEM_SPD_DATA_TYPE      Type;
    UINT16                  Size;      /// Entries will be packed by byte in contiguous
space. Size of the entry includes the header.
} MEM_SPD_DATA_ENTRY_HEADER;

///
/// Structure to specify SPD dimm memory location
///
typedef struct {
    UINT8      Socket;
    UINT8      Channel;
    UINT8      Dimm;
} MEM_SPD_DATA_ENTRY_MEMORY_LOCATION;

///
/// Type 0: SPD RDIMM/LRDIMM DDR4 or DDR5
/// The NumberOfBytes are 512 and 1024 for DDR4 and DDR5 respectively.
///
typedef struct {
    MEM_SPD_DATA_ENTRY_HEADER      Header;
    MEM_SPD_DATA_ENTRY_MEMORY_LOCATION  MemmoryLocation;
    UINT16                          NumberOfBytes;
    //
    // This is a dynamic region, where SPD data are filled out.
    // The total number of bytes of the SPD data must match NumberOfBytes
    //
} MEM_SPD_ENTRY_TYPE0;

#pragma pack(pop)

```

5.9 Memory Training Data Schema 8

This memory schema store the memory training data.

The memory training data structure header contains a GUID, total size in bytes and CRC. Memory training data entries are packed by bytes in contiguous space after the header. Each entry contains a


```

///
/// Memory training data identification GUID
/// {37E839B5-4357-47D9-A13F-6F9A4333FBC4}
///
#define MEM_TRAINING_DATA_ID_GUID { 0x37e839b5, 0x4357, 0x47d9, { 0xa1, 0x3f, 0x6f, 0x9a,
0x43, 0x33, 0xfb, 0xc4 } };

///
/// Memory Training Data Header
///
typedef struct {
    EFI_GUID  MemDataGuid;  /// GUID that uniquely identifies the memory training data
revision
    UINT32    Size;         /// Total size in bytes including the header and all training
data
    UINT32    Crc;         /// 32-bit CRC generated over the whole size minus this crc
field
                                /// Note: UEFI 32-bit CRC implementation (CalculateCrc32)
                                /// Consumers can ignore CRC check if not needed.
    UINT32    Reserved;    /// Reserved for future use, must be initialized to 0
} MEM_TRAINING_DATA_HEADER;

///
/// Memory Training Data
///
typedef struct {
    MEM_TRAINING_DATA_HEADER  Header;

    //
    // This is a dynamic region, where trainingd data entries are filled out.
    //
} MEM_TRAINING_DATA_STRUCTURE;

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE  SchemaHeader;
    MEM_TRAINING_DATA_STRUCTURE   TrainingData;
} BDAT_MEM_TRAINING_STRUCTURE;

///
/// List of all entry types supported by this revision of memory training data
///
typedef enum {
    MemTrainingDataType0 = 0,
    MemTrainingDataType1 = 1,
    MemTrainingDataType2 = 2,
    MemTrainingDataType3 = 3,
    MemTrainingDataType4 = 4,
    MemTrainingDataType5 = 5,

    MemTrainingDataTypeMax,
    MemTrainingDataTypeDelim = MAX_INT32
} MEM_TRAINING_DATA_TYPE

///
/// Generic entry header for all memory training data entries
///
typedef struct {
    MEM_TRAINING_DATA_TYPE      Type;

```


Memory Schemas

```
    UINT16          Size;    /// Entries will be packed by byte in contiguous
space
} MEM_TRAINING_DATA_ENTRY_HEADER;

///
/// Type 0: Define the capability. This info can be helpful for
/// the code to display the training data.
///

typedef struct {
    MEM_TRAINING_DATA_ENTRY_HEADER    Header;
    UINT8                             EccEnable;
    UINT8                             MaxSocket;
    UINT8                             MaxChannel;
    UINT8                             MaxSubChannel;    // It is 1 if there
is no sub-channel
    UINT8                             MaxDimm;
    UINT8                             MaxRank;
    UINT8                             MaxStrobePerSubChannel; // It is the
MaxStrobe of the chanenl if there is no sub-channel
    UINT8                             MaxBitsPerSubChannel; // It is the MaxBits
of the chanenl if there is no sub-channel
} MEM_DATA_ENTRY_TYPE0;

///
/// Structure to specify memory location
///

typedef struct {
    UINT8    Socket;
    UINT8    Channel;
    UINT8    SubChannel;
    UINT8    Dimm;    /// 0xFF = n/a
    UINT8    Rank;    /// 0xFF = n/a
} MEM_TRAINING_DATA_ENTRY_MEMORY_LOCATION;

///
/// List of memory training data scope
///

typedef enum {
    PerBitMemTrainData    = 0,
    PerStrobeMemTrainData    = 1,
    PerRankMemTrainData    = 2,
    PerSubChannelMemTrainData    = 3,
    PerChannelMemTrainData    = 4,

    MemTrainDataScopeMax,
    MemTrainDataScopDelim = MAX_INT32
} MEM_TRAINING_DATA_SCOPE;

///
/// Type 1: General training data
///

typedef struct {
    MEM_TRAINING_DATA_ENTRY_HEADER    Header;
    MEM_TRAINING_DATA_ENTRY_MEMORY_LOCATION    MemoryLocation;
    MRC_LT                            Level;
    MRC_GT                            Group;
```

```

MEM_TRAINING_DATA_SCOPE          Scope;           // If Scope is
PerSubChannelMemTrainData or PerChannelMemTrainData, the training
// is applicable to whole
SubChannel or Channel regardless the Dimm or Rank.
// The MemoryLoaction.Dimm
and MemoryLoaction.Rank should be ignored.
    UINT8          NumberOfElements;
    UINT8          SizeOfElement;   // Number of bytes of each
training data element.
// 1: UINT8
// 2: UINT16
// 4: UINT32

//
// This is a dynamic region, where training data are filled out.
// The total number of bytes of the training data must be equal to
// NumberOfElements * SizeOfElement
//
} MEM_DATA_ENTRY_TYPE1;

///
/// Type 2: DRAM mode register data
///

typedef struct {
    MEM_TRAINING_DATA_ENTRY_HEADER          Header;
    MEM_TRAINING_DATA_ENTRY_MEMORY_LOCATION MemoryLocation;
    UINT8          NumberOfModeRegisters; // DDR5: 256
    UINT8          NumberOfDrams;

    //
    // This is a dynamic region, where DRAM mode register data are filled out.
    // Each mode register data is one byte. The total number of bytes of the data must be
    // equal to
    // NumberOfModeRegisters * NumberOfDrams. The data is indexed as [ModeRegister][Dram]
    //
} MEM_DATA_ENTRY_TYPE2;

///
/// Type 3: RCD data
///

typedef struct {
    MEM_TRAINING_DATA_ENTRY_HEADER          Header;
    MEM_TRAINING_DATA_ENTRY_MEMORY_LOCATION MemoryLocation;
    UINT8          NumberOfRegisters;

    //
    // This is a dynamic region, where RCD RW register data are filled out.
    // Each RW register data is one byte. The total number of bytes of the data must be
    // equal to
    // NumberOfRegisters.
    // For DDR5, the data are ordered as:RW00-57; PG0RW60-7F; PG1RW60-7F; PG2RW60-7F;
    // PG3RW60-7F
    //
} MEM_DATA_ENTRY_TYPE3;

//
// Type 4: Signal training data
//

```

Memory Schemas

```
typedef struct {
    MRC_GT                Signal;
    INT16                 Value;
} SIGNAL_DATA;

typedef struct {
    MEM_TRAINING_DATA_ENTRY_HEADER    Header;
    MEM_TRAINING_DATA_ENTRY_MEMORY_LOCATION MemoryLocation;
    MRC_LT                Level;
    MEM_TRAINING_DATA_SCOPE Scope;           // If Scope is
PerSubChannelMemTrainData or PerChannelMemTrainData, the training
SubChannel or Channel regardless the Dimm or Rank.           // is applicable to whole
and MemoryLoaction.Rank should be ignored.                   // The MemoryLoaction.Dimm
    UINT8                NumberOfSignals; // Number of SIGNAL_DATA
} struct
//
// This is a dynamic region, where signal training data are filled out.
// Each signal training data element is defined by a SIGNAL_DATA struct.
// The total number of bytes of the training data must be equal to
// NumberOfSignals * sizeof (SIGNAL_DATA)
//
} MEM_TRAINING_DATA_ENTRY_TYPE4;

//
// Type 5: IO latency, Round trip and IO Comp training data
//

typedef struct {
    MEM_TRAINING_DATA_ENTRY_HEADER    Header;
    MEM_TRAINING_DATA_ENTRY_MEMORY_LOCATION MemoryLocation;
    MEM_TRAINING_DATA_SCOPE           Scope;
    UINT8                IoLatency;
    UINT8                RoundTrip;
    UINT8                IoComp;
} MEM_TRAINING_DATA_ENTRY_TYPE5;
#pragma pack(pop)
```

6 PCI Express (PCIe) Schemas

Five schemas were added to support addition of PCIe data to the BDAT structure. These schemas are designed to support the wide variety of system topologies possible with PCIe while avoiding unnecessary data duplication or empty data fields whenever possible. This comes at the expense of the additional complexity of multiple schemas.

The PCIe Topology Schema, PCIe Lane Margin Schema and PCIe Port Margin Schema are designed to be as generic as possible such that they could be applied to any PCIe implementation. The PCIe Software Equalization Phase 2/3 schema and PCIe Software Equalization Score Schema are designed with the intention of being as generic as possible but unavoidably contains data that assumes the BIOS implements a PCIe software equalization algorithm like the one found in Haswell and Broadwell client BIOS.

The reason why software equalization data is broken into two separate schemas is because all the data needed to generate the Equalization Phase 2/3 schema is available on every boot since it is stored in NVRAM. The score data is only available if software equalization actually runs during that boot.

6.1 PCIe Topology Schema

The PCIe Topology schema contains high level data that indicates what the system topology is. This includes information about which root ports are enabled, which lanes are routed to which ports, and what endpoints are downstream. This information is derived from the bifurcation and lane reversal settings that the system is presently using.

```
#pragma pack(push, 1)
///
/// PCIe Topology Schema GUID
///
/// {436EC602-0D69-48C7-A8E6-AB50EA226B16}
///
#define BDAT_PCIE_TOPOLOGY_GUID \
{ \
    0x436EC602, 0xD69, 0x48C7, {0xA8, 0xE6, 0xAB, 0x50, 0xEA, 0x22, 0x6B, 0x16}\
}
#define BDAT_PCIE_MAX_LINK_WIDTH    32

///
/// Common Structure Definitions
///
typedef struct {
    UINT8    Bus;
    UINT8    Device;
    UINT8    Function;
    UINT8    Reserved;
} BDAT_PCI_DEVICE;

typedef union {
    UINT32    Data;
    struct {
        UINT16    DeviceId;
        UINT16    VendorId;
    } Ids;
} BDAT_PCI_DEVICE_ID;
```


6.2 PCIe Software Equalization Phase 2/3 Schema

The Software Equalization Phase 2/3 schema stores the link training values which the software equalization algorithm found to be optimal. The schema allows a wide variety of parameters to be optimized. The EqPhase parameter on the BDAT_PCIE_SWEQ_LANE_PHASE23 structure indicates which side of the link the optimized value is for using the following convention:

2 = Root Port Tx, Endpoint Rx side of link

3 = Endpoint Tx, Root Port Rx side of link

The valid flags inform the parser which parameters were optimized. If the valid flag is not set, then the value it corresponds to should be zero and ignored by the parser. Note that it may be possible for a single lane to have two array entries (one for phase 2, one for phase 3.) At time of writing, Haswell and Broadwell client only implement Phase 3 and only use the BestPreset parameter.

```
#pragma pack(push, 1)
///
/// Software Equalization Phase 2/3 Schema GUID
///
/// {9268BE80-6FBC-4528-8D8E-F1ABDD72AE7F}
///
#define BDAT_PCIE_SWEQ_PHASE23_GUID \
{ \
    0x9268BE80, 0x6FBC, 0x4528, {0x8D, 0x8E, 0xF1, 0xAB, 0xDD, 0x72, 0xAE, 0x7F}\
}
typedef struct {
    UINT8          EqPhase;
    UINT8          PhysicalLane;
    UINT8          BestPresetValid;
    UINT8          BestCursorsValid;
    UINT8          BestCtleValid;
    UINT8          BestPreset;
    UINT8          BestPreCursor;
    UINT8          BestCursor;
    UINT8          BestPostCursor;
    UINT8          BestCtle;
    UINT8          Reserved1;
    UINT8          Reserved2;
} BDAT_PCIE_SWEQ_LANE_PHASE23;

typedef struct {
    UINT8          LaneCount;
    UINT8          Reserved1;
    UINT8          Reserved2;
    UINT8          Reserved3;
    BDAT_PCI_DEVICE PhyPort;
    BDAT_PCIE_SWEQ_LANE_PHASE23 BestTxEqs[BDAT_PCIE_MAX_LINK_WIDTH];
} BDAT_PCIE_SWEQ_PHY_PHASE23;
```

PCI Express (PCIE) Schemas

```
typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE    SchemaHeader;
    UINT16                          PhyPortCount;
    UINT16                          Reserved;
    BDAT_PCIE_SWEQ_PHY_PHASE23      PhyPorts[PhyPortCount];
} BDAT_PCIE_SWEQ_PHASE23_STRUCTURE;
#pragma pack (pop)
```

6.3 PCIe Software Equalization Score Schema

The score schema provides the “score” that the software equalization algorithm assigned to each tested TxEQ/CTLE. Software equalization will choose the TxEQ/CTLE that provides the best score on a per lane basis. This data provides visibility into how what the valuation was for each preset and insight into the decision made by SW EQ. It also contains the TxEQs/CTLE that Software Equalization selected as the best for Phase 2/3 of the equalization procedure. Note that while this schema covers all known possible optimizations, BIOS may not implement support for all of them. At time of writing Broadwell client BIOS only supports phase 3 preset optimization. **The score field of BDAT_PCIE_SWEQ_LANE_SCORE needs to be interpreted as a fixed decimal point number. For example, a value of 100 in this field translates to a value of 1.00, 153 would be 1.53 and 1 would be 0.01.**

```
#pragma pack(push, 1)
///
/// Software Equalization Score Schema GUID
///
/// {BA5A6B9F-3903-43F0-90C6-DD65413D08DA}
///
#define BDAT_PCIE_SWEQ_SCORE_GUID \
{ \
    0xBA5A6B9F, 0x3903, 0x43F0, {0x90, 0xC6, 0xDD, 0x65, 0x41, 0x3D, 0x8, 0xDA}\
}
typedef struct {
    UINT8                PhysicalLane;

    UINT8                Reserved;
    INT32                Score;
} BDAT_PCIE_SWEQ_LANE_SCORE;

typedef struct {
    UINT8                EqPhase;
    UINT8                PresetValid;
    UINT8                CursorsValid;
    UINT8                CtleValid;
    UINT8                Preset;
    UINT8                PreCursor;
    UINT8                Cursor;
    UINT8                PostCursor;
    UINT8                Ctle;
    UINT8                LaneCount;
    UINT8                Reserved1;
    UINT8                Reserved2;
    BDAT_PCI_DEVICE      PhyPort;
    BDAT_PCIE_SWEQ_LANE_SCORE Lanes[BDAT_PCIE_MAX_LINK_WIDTH];
} BDAT_PCIE_SWEQ_SCORE;

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE SchemaHeader;
    UINT16                ScoreCount;
    UINT16                Reserved;
    BDAT_PCIE_SWEQ_SCORE Scores[ScoreCount];
} BDAT_PCIE_SWEQ_SCORE_STRUCTURE;
#pragma pack(pop)
```

6.3.1 Fixed Decimal Point Parsing Sample Code

```
void
```


PCI Express (PCIe) Schemas

```
PrintDecimalNumber (  
    IN INT32 Number  
)  
{  
    INT32 FirstDigit;  
    INT32 SecondDigit;  
    INT32 Whole;  
  
    FirstDigit = Number % 10;  
    SecondDigit = (Number / 10) % 10;  
    if (FirstDigit < 0) {  
        FirstDigit *= -1;  
    }  
    if (SecondDigit < 0) {  
        SecondDigit *= -1;  
    }  
    Whole = Number / 100;  
  
    printf ("%3d.%d%d", Whole, SecondDigit, FirstDigit);  
  
    return;  
}
```

6.4 PCIe Port Margin Schema

The port margin structure contains margin data that represents the worst case margin across all lanes assigned to a root port. An arbitrary number of margin data structures can be included. Each margin data structure contains a specific type of margin data (ex. Timing or Voltage), for a specific port. For example, a system with 3 root ports that reports both jitter tolerance and VOC data would provide 6 instances of the `BDAT_PCIE_PORT_MARGIN` structure; 2 for each root port (jitter and VOC) multiplied by 3 root ports. This allows the data structure to be extended for different margining techniques in the future without redefining the schema, one merely defines a new GUID for the new margining technique. For Jitter Tolerance data, the `LowSideMargin` field is unused and will always be zero. **The `HighSideMargin` and `LowSideMargin` fields should be interpreted as fixed decimal point numbers, using the same method used for the scores in the PCIe Software Equalization Score Schema.**

```
#pragma pack(push, 1)
///
/// Port Margin Schema GUID
///
/// {D7154D12-03B2-4054-8CD2-9F4B2090BEF7}
///
#define BDAT_PCIE_PORT_MARGIN_GUID \
{ \
    0xD7154D12, 0x03B2, 0x4054, {0x8C, 0xD2, 0x9F, 0x4B, 0x20, 0x90, 0xBE, 0xF7}\
}

///
/// Jitter Tolerance Margin Type GUID
///
/// {B52A2E04-45FF-484e-B5FE-EE478F5F6C9B}
///
#define JITTER_TOLERANCE_MARGIN_GUID \
{ \
    0xB52A2E04, 0x45FF, 0x484E, {0xB5, 0xFE, 0xEE, 0x47, 0x8F, 0x5F, 0x6C, 0x9B}\
}

///
/// VOC Margin Type GUID
///
/// {3578349A-9E98-4f70-91CB-E25B9899BC16}
///
#define VOC_MARGIN_GUID \
{ \
    0x3578349A, 0x9E98, 0x4F70, {0x91, 0xCB, 0xE2, 0x5B, 0x98, 0x99, 0xBC, 0x16}\
}

typedef struct {
    BDAT_PCI_DEVICE           RootPort;
    EFI_GUID                 MarginType;
    INT32                    HighSideMargin;
    INT32                    LowSideMargin;
} BDAT_PCIE_PORT_MARGIN;

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE SchemaHeader;
    UINT16                      MarginCount;
    UINT16                      Reserved;
    BDAT_PCIE_PORT_MARGIN       Margins[MarginCount];
} BDAT_PCIE_PORT_MARGIN_STRUCTURE;
```

PCI Express (PCIE) Schemas

```
#pragma pack (pop)
```

6.5 PCIe Lane Margin Schema

The lane margin schema works in the same way as the port margin schema and uses the same margin type GUIDs. **Like the port margin schema, margin data is encoded as fixed decimal point.** Unlike the other schemas defined here, the implementation to generate this data in Broadwell Client BIOS is not provided to OEMs in reference code.

```
#pragma pack(push, 1)
///
/// Lane Margin Schema GUID
///
/// {7AC0996D-A601-4210-944E-934E517B6C57}
///
#define BDAT_PCIE_LANE_MARGIN_GUID \
{ \
    0x7AC0996D, 0xA601, 0x4210, {0x94, 0x4E, 0x93, 0x4E, 0x51, 0x7B, 0x6C, 0x57}\
}
typedef struct {
    UINT8          LogicalLane;
    UINT8          Reserved1;
    UINT8          Reserved2;
    UINT8          Reserved3;
    INT32          HighSideMargin;
    INT32          LowSideMargin;
} BDAT_PCIE_LANE_MARGIN;

typedef struct {
    BDAT_PCI_DEVICE    RootPort;
    EFI_GUID           MarginType;
    UINT8              LaneCount;
    UINT8              Reserved1;
    UINT8              Reserved2;
    UINT8              Reserved3;
    BDAT_PCIE_LANE_MARGIN    Lanes[BDAT_PCIE_MAX_LINK_WIDTH];
} BDAT_PCIE_PORT_LANE_MARGIN;

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE    SchemaHeader;
    UINT16                           MarginCount;
    UINT16                           Reserved;
    BDAT_PCIE_PORT_LANE_MARGIN    Margins[MarginCount];
} BDAT_PCIE_LANE_MARGIN_STRUCTURE;
#pragma pack (pop)
```

7 eMMC Schemas

7.1 eMMC Bus Margin Schema

The eMMC bus margin structure contains margin data that represents the margin result of an eMMC bus. An arbitrary number of margin data structures can be included. Each margin data structure contains a specific margin of margin data for a specific bus speed mode (ex. HS200, SR52) with a specific type of margin type (ex. Using CMD21 or Block IO).

```
#pragma pack(push, 1)
///
/// eMMC Margin Schema GUID
///
/// {F6401DF9-2F7F-4079-A3AC-BA68E522769E}
///
#define BDAT_EMMC_MARGIN_GUID \
{ \
    0xf6401df9, 0x2f7f, 0x4079, { 0xa3, 0xac, 0xba, 0x68, 0xe5, 0x22, 0x76, 0x9e }\
}

/// EMMC OCR, CID, CSD and EXT_CSD data formats are defined in the eMMC JEDEC spec.
typedef struct {
    UINT32  OcrData;
} EMMC_OCR;

typedef struct {
    UINT32  CidData[4];
} EMMC_CID;

typedef struct {
    UINT32  CsdData[4];
} EMMC_CSD;

typedef struct {
    UINT8  ExtCsdData[512];
} EMMC_EXT_CSD;

typedef struct {
    BDAT_PCI_DEVICE      Device;
    EMMC_OCR              Ocr;
    EMMC_CID              Cid;
    EMMC_CSD              Csd;
    EMMC_EXT_CSD          ExtCsd;
    UINT8                 BusWidth
    UINT8                 Reserved1;
    UINT8                 Reserved2;
    UINT8                 Reserved3;
} BDAT_EMMC_DEVICE_INFO;

typedef struct {
    UINT16                Frequency;           // Mhz
    UINT8                 DataRate;           // 0: SDR, 1: DDR
    UINT8                 DriveStrength;     // Ohms
```

```

    UINT8      MarginType;      // 0:Tx timing, 1:Rx timing, 2: TX
    volatge, 3: Rx voltage, 4: Cmd 21
    UINT8      Reserved1;
    UINT8      Reserved2;
    UINT8      Reserved3;
    INT16      HighSideMargin[LaneCount];
    INT16      LowSideMargin[LaneCount];
} BDAT_EMMC_MARGIN;

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE    SchemaHeader;
    BDAT_EMMC_DEVICE_INFO           DeviceInfo;
    UINT16                           MarginCount;
    UINT8                             LaneCount;
    UINT8                             Reserved;
    BDAT_EMMC_MARGIN                 Margins[MarginCount];
} BDAT_EMMC_MARGIN_STRUCTURE;
#pragma pack (pop)

```

8 EWL Schema

The EWL structure contains the Enhance Warning Log in Intel reference code. EWL structure header contains a GUID, total size in bytes, Offset of free space and CRC. Each EWL entry contains a header that describes the entry type and entry size. The entry type structures define data type for each EWL entry structure associated with each entry type.

The detail definition of EWL can be found in the specification document - "Enhance Warning Log in Intel Reference Code" v1.5 located in server BIOS repo FDBin\Docs\Restricted folder.

```
#pragma pack(push, 1)

///
/// Enhanced Warning Log Identification GUID
/// This GUID is used for HOB, UEFI variables, or UEFI Configuration Table as needed by
platform implementations
/// {D8E05800-005E-4462-AA3D-9C6B4704920B}
///
#define EWL_ID_GUID { 0xd8e05800, 0x5e, 0x4462, { 0xaa, 0x3d, 0x9c, 0x6b, 0x47, 0x4,
0x92, 0xb } };

///
/// Enhanced Warning Log Revision GUID
/// Rev 1: {75713370-3805-46B0-9FED-60F282486CFC}
///
#define EWL_REVISION1_GUID { 0x75713370, 0x3805, 0x46b0, { 0x9f, 0xed, 0x60, 0xf2, 0x82,
0x48, 0x6c, 0xfc } };

///
/// Enhanced Warning Log Header
///
typedef struct {
    EFI_GUID EwlGuid;          /// GUID that uniquely identifies the EWL revision
    UINT32   Size;             /// Total size in bytes including the header and buffer
    UINT32   FreeOffset;      /// Offset of the beginning of the free space from byte 0
                                /// of the buffer immediately following this structure
                                /// Can be used to determine if buffer has sufficient space for
next entry
    UINT32   Crc;              /// 32-bit CRC generated over the whole size minus this crc
field
                                ///Note: UEFI 32-bit CRC implementation (CalculateCrc32)
(References [7])
                                /// Consumers can ignore CRC check if not needed.
    UINT32   Reserved;        /// Reserved for future use, must be initialized to 0
} EWL_HEADER;

///
/// Enhanced Warning Log Spec defined data log structure
///
typedef struct {
    EWL_HEADER Header;        /// The size will vary by implementation and should not be
assumed
    UINT8     Buffer[4 * 1024]; /// The spec requirement is that the buffer follow the
header
} EWL_PUBLIC_DATA;
```

```

///
/// EWL Schema GUID
///
/// {BFFE532F-CA3B-416C-A0F6-FFE4E71E3A0D}
///
#define BDAT_EWL_GUID \
{ \
    0xbffe532f, 0xca3b, 0x416c, {0xa0, 0xf6, 0xff, 0xe4, 0xe7, 0x1e, 0x3a, 0xd } \
}

typedef struct {
    BDAT_SCHEMA_HEADER_STRUCTURE    SchemaHeader;
    EWL_PUBLIC_DATA                  WarningLogs;
} BDAT_EWL_STRUCTURE;

///
/// List of all entry types supported by this revision of EWL
///
typedef enum {
    EwlType0    = 0,
    EwlType1    = 1,
    EwlType2    = 2,
    EwlType3    = 3,
    EwlType4    = 4,
    EwlType5    = 5,
    EwlType6    = 6,
    EwlType7    = 7,
    EwlType8    = 8,
    EwlType9    = 9,
    EwlType10   = 10,
    EwlType11   = 11,
    EwlType12   = 12,
    EwlType13   = 13,
    EwlType14   = 14,
    EwlType15   = 15,
    EwlType16   = 16,
    EwlType17   = 17,
    EwlType18   = 18,
    EwlType19   = 19,
    EwlType20   = 20,
    EwlType21   = 21,
    EwlType22   = 22,
    EwlType23   = 23,
    EwlType24   = 24,
    EwlType25   = 25,
    EwlType26   = 26,
    EwlType27   = 27,
    EwlType28   = 28,
    EwlTypeMax,
    EwlTypeOem = 0x8000,
    EwlTypeDelim = MAX_INT32
} EWL_TYPE;

///
/// EWL severities
///
typedef enum {

```


EWL Schema

```
EwlSeverityInfo,
EwlSeverityWarning,
EwlSeverityFatal,
EwlSeverityMax,
EwlSeverityDelim = MAX_INT32
} EWL_SEVERITY;

///
/// EWL Size\Type Structure for error checking
///
typedef struct {
    EWL_TYPE Type;
    UINT16 Size;
} EWL_SIZE_CHECK;

///
/// Generic entry header for parsing the log
///
typedef struct {
    EWL_TYPE Type;
    UINT16 Size; // Entries will be packed by byte in contiguous space
    EWL_SEVERITY Severity; // Warning, error, informational, this may be extended in the
future
} EWL_ENTRY_HEADER;

///
/// Legacy content provides context of the warning
///
typedef struct {
    UINT8 MajorCheckpoint; // EWL Spec - Appendix B
    UINT8 MinorCheckpoint;
    UINT8 MajorWarningCode; // EWL Spec - Appendix A
    UINT8 MinorWarningCode;
} EWL_ENTRY_CONTEXT;

///
/// Legacy content to specify memory location
///
typedef struct {
    UINT8 Socket; // 0xFF = n/a
    UINT8 Channel; // 0xFF = n/a
    UINT8 Dimm; // 0xFF = n/a
    UINT8 Rank; // 0xFF = n/a
} EWL_ENTRY_MEMORY_LOCATION;

///
/// Type 1 = Legacy memory warning log content plus checkpoint
///
typedef struct {
    EWL_ENTRY_HEADER Header;
    EWL_ENTRY_CONTEXT Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
} EWL_ENTRY_TYPE1;

///
/// Type 2 = Enhanced type for data IO errors per device, per bit.
/// Primarily associated with MRC training failures. Checkpoint information provides
additional
/// details to identify associated training step.
```

```

///
typedef struct {
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT    Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    UINT8                Strobe;      /// 0xFF = n/a; include mapping of Dqs to Dq
bits
    UINT8                Bit;         /// 0xFF = n/a; Dq bit# within strobe group
    MRC_LT               Level;      /// MrcGtDelim = n/a; Check BIOS SSA spec
(References [1])
    MRC_GT               Group;      /// MrcGtDelim = n/a; Check BIOS SSA spec
(References [1])
    UINT8                EyeSize;    /// 0xFF = n/a
} EWL_ENTRY_TYPE2;

///
/// Type 3 = Enhanced type for command, control IO errors
/// Primarily associated with MRC training failures. Checkpoint information provides
additional
/// details to identify associated training step.
///
typedef struct {
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT    Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    MRC_LT               Level;      /// MrcGtDelim = n/a; Check BIOS SSA spec
(References [1])
    MRC_GT               Group;      /// MrcGtDelim = n/a; Check BIOS SSA spec
(References [1])
    GSM_CSN              Signal;     /// GsmCsnDelim = n/a
    UINT8                EyeSize;    /// 0xFF = n/a
} EWL_ENTRY_TYPE3;

///
/// Requisite definitions for Type 4
///
/// Advanced Memtest Types
///
typedef enum {
    AdvMtXmats8      = 0,
    AdvMtXmats16     = 1,
    AdvMtXmats32     = 2,
    AdvMtXmats64     = 3,
    AdvMtWcmats8     = 4,
    AdvMtWcmch8      = 5,
    AdvMtGndb64      = 6,
    AdvMtMarchCm64   = 7,
    AdvMtLtestScram  = 8,
    AdvMtLinitScram  = 9,
    AdvMtMax,
    AdvMtDelim = MAX_INT32
} ADV_MT_TYPE;

///
/// Advanced Memtest Error log structure based on processor specific CSR definitions
///
typedef struct {
    UINT32 Dat0S;
    UINT32 Dat1S;

```

EWL Schema

```
    UINT32 Dat2S;
    UINT32 Dat3S;
    UINT32 EccS;
    UINT32 Chunk;
    UINT32 Column;
    UINT32 ColumnExt;
    UINT32 Row;
    UINT32 RowExt;
    UINT32 Bank;
    UINT32 Rank;
    UINT32 Subrank;
} EWL_ADV_MT_STATUS;

///
/// Type 4 = Enhanced type for DRAM Advanced Memtest errors
///
typedef struct {
    EWL_ENTRY_HEADER          Header;
    EWL_ENTRY_CONTEXT        Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    ADV_MT_TYPE              MemtestType;
    EWL_ADV_MT_STATUS        AdvMemtestErrorInfo;
    UINT32                   Count;
} EWL_ENTRY_TYPE4;

///
/// Type 5 = Legacy Memtest accumulated DQ errors
///
typedef struct {
    EWL_ENTRY_HEADER          Header;
    EWL_ENTRY_CONTEXT        Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    UINT8                    SubRank;
    UINT8                    BankAddress;
    UINT8                    DqBytes[9]; // Byte 0 = DQ[7:0], byte 1 = DQ[15:8], etc.
} EWL_ENTRY_TYPE5;

///
/// Type 6 = Legacy UPI/KTIRC warning log content plus checkpoint
///
typedef struct {
    EWL_ENTRY_HEADER          Header;
    EWL_ENTRY_CONTEXT        Context;
    UINT8                    SocketMask; // Bitmask of CPU Sockets affected; 0xFF =
SystemWide
    UINT8                    SocketType; // 0 = CPU Socket, 1 = FPGA, 0xFF = System Wide
Warning
    UINT8                    Port; // 0xFF = n/a; bitmask of affected port(s)
} EWL_ENTRY_TYPE6;

///
/// Type 7 = CPU BIST failures
///
typedef struct {
    EWL_ENTRY_HEADER          Header;
    EWL_ENTRY_CONTEXT        Context;
    UINT8                    Socket; // Socket number, 0 based
    UINT32                   Core; // Core number, 0 based
} EWL_ENTRY_TYPE7;
```

```

///
/// IIO Link Error log structure primary based on PCIE Specification 3.0 (References [8])
///
typedef struct {
    UINT8          Socket;          /// Socket number, 0 based
    UINT8          Stack;          /// 0-4, 0 = Cstack, 1-3 = Pstack, 4 MCP-stack
(Only SKX-F)
    UINT8          Port;           /// 0-3
    UINT8          LtssmMainState; /// Link state
    UINT8          LtssmSubState;  /// Check Appendix C to review states
definitions
    UINT32         DidVid;         /// [31:16] DeviceID, [15:0] VendorID of the
device                               /// attached to the Root Port

} EWL_IIO_LINK_DESCRIPTION;

///
/// Type 8 = IIO Link Degraded width
///
typedef struct {
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT     Context;
    EWL_IIO_LINK_DESCRIPTION LinkDescription;
    UINT8                 ExpectedLinkWidth; /// Check register "Link Capabilities
Register" over
    UINT8                 ActualLinkWidth;   /// PCIE Specification 3.0 (References
[8])
} EWL_ENTRY_TYPE8;

///
/// Type 9 = IIO Link Degraded speed
///
typedef struct {
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT     Context;
    EWL_IIO_LINK_DESCRIPTION LinkDescription;
    UINT8                 ExpectedLinkSpeed; /// Check register "Link Capabilities
Register" over
    UINT8                 ActualLinkSpeed;   /// PCIE Specification 3.0 (References
[8])
} EWL_ENTRY_TYPE9;

///
/// Type 10 = Dq Swizzle Discovery errors
/// Error if 0 or greater than 1 bit set in SwizzledDqLanes per strobe
///
typedef struct {
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT     Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    UINT8                 SwizzlePattern;    /// DQ pattern sent from device
    UINT8                 SwizzledDqLanes;   /// DQ pattern received at Host
    UINT8                 LanesPerStrobe;    /// 4 or 8
    UINT8                 Strobe;           /// DQS number to identify device
} EWL_ENTRY_TYPE10;

///
/// Type 11 = NVMDIMM Boot Status Register

```

EWL Schema

```
/// Reported when status indicates NVMDIMM is not ready
///
typedef struct {
    EWL_ENTRY_HEADER          Header;
    EWL_ENTRY_CONTEXT         Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    UINT32                    BootStatusRegister; /// Check Appendix C to review status
definitions
} EWL_ENTRY_TYPE11;

///
/// Type 12 = NVMDIMM Mailbox Failure
/// Reported when NVMDIMM returns mailbox failure
///
/// Refer to the NVMDIMM Firmware Interface Spec (References [4])
///
typedef struct {
    EWL_ENTRY_HEADER          Header;
    EWL_ENTRY_CONTEXT         Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    UINT32                    Revision;          /// Rev of NVMDIMM FIS API (References
[4])
    UINT16                    Command;          /// Contents of NVMDIMM MB Command
register also refer
/// to EWL_Spec_v1_1 Appendix C:
Additional Definitions (NVMDIMM)
    UINT8                    Status;          /// Contents of NVMDIMM MB Status register
} EWL_ENTRY_TYPE12;

///
/// Type 13 = NVMDIMM Training Failure
/// Reported when a training issue is encountered
/// Includes additional details on the NVMDIMM SPD and FW revisions
///
typedef struct {
    EWL_ENTRY_HEADER          Header;
    EWL_ENTRY_CONTEXT         Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    UINT16                    RevisionNvmdimmFw;
    UINT8                     RevisionNvmdimmSpd;
} EWL_ENTRY_TYPE13;

///
/// Type 14 = RST_CPL handshake failure
/// In future this could be managed by creating a new Pcode command returns back the FW
version.
/// Requires BIOS to support a timeout break for all PCU polling loops including
SetRstCpl,
/// Program_Bios_Reset_Cpl, and all PCU mailbox communication
///
typedef struct {
    EWL_ENTRY_HEADER          Header;
    EWL_ENTRY_CONTEXT         Context;
    UINT8                    Socket;          /// Socket number, 0 based
    UINT32                    Revision;       /// PCU API Revision
    BOOLEAN                   TimeoutError;  /// TRUE if timeout occurred; FALSE if no
timeout
    UINT32                    BiosWriteData;  /// To decode the command and response refer to
BWG
```

```

    UINT32                PcuReponseData; /// SKX BWG Chapter 4 (References [2])
} EWL_ENTRY_TYPE14;

///
/// Type 15 = BIOS-PCU mailbox communication failure
/// Structure definition based on usage of WriteBios2PcuMailboxCommand function
///
typedef struct {
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT     Context;
    UINT8                 Socket;          /// Socket number, 0 based
    UINT32                Revision;        /// PCU API Revision
    UINT8                 TimeoutError;    /// 1 if timeout occurred; 0 if no timeout
    UINT32                DataIn;         /// To decode the command and response refer
to BWG
    UINT32                Command;        /// SKX BWG Chapter 4 (References [2])
    UINT32                Status;
    UINT32                DataOut;
} EWL_ENTRY_TYPE15;

///
/// For ME and IE Communication Errors please also refer to the related CPU's Intel(R)
Management Engine
/// (Intel(R) ME) BIOS Specification (BS) e.g. Skylake Platform Intel(R) ME 11 BS
(References [3])
/// For IE case, each customer is responsible for defining their own API specification.
///
/// Type 16 = ME state failures
/// Unexpected state of Manageability Engine detected
///
typedef struct {
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT     Context;
    UINT32                Revision;        /// ME API Revision
    UINT32                Mefs1;          /// ME Firmware Status 1 (HECI-1 HFS)
    UINT32                Mefs2;          /// ME Firmware Status 2 (HECI-1 GS_SHDW)
    UINT32                H2fs;          /// ME HECI-2 HFS
    UINT32                H3fs;          /// ME HECI-3 HFS
    UINT32                H4fs;          /// IE HECI-4 HFS
} EWL_ENTRY_TYPE16;

///
/// Type 17 = ME communication failures
/// Failure to communicate with Manageability Engine
///
typedef struct {
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT     Context;
    UINT32                Revision;        /// ME API Revision
    UINT32                Mefs1;          /// ME Firmware Status 1 (HECI-1 HFS)
    UINT32                Mefs2;          /// ME Firmware Status 2 (HECI-1 GS_SHDW)
    UINT8                 HeciDevice;    /// HECI device (1, 2, or 3)
    UINT8                 MeAddress;     /// HECI address of ME entity
    UINT8                 SendStatus;     /// Status of send operation
    UINT8                 ReceiveStatus;  /// Status of receive operation
    UINT64                Request;        /// First 8 bytes of request message
    UINT32                Response;       /// First 4 bytes of response message
} EWL_ENTRY_TYPE17;

```

EWL Schema

```
///  
/// Type 18 = IE state failures  
/// Unexpected state of Innovation Engine detected  
///  
typedef struct {  
    EWL_ENTRY_HEADER        Header;  
    EWL_ENTRY_CONTEXT       Context;  
    UINT32                  Revision; // IE API Revision  
    UINT32                  Iefs1;   // IE Firmware Status 1 (HECI-1 HFS)  
    UINT32                  Iefs2;   // IE Firmware Status 2 (HECI-1 GS_SHDW)  
    UINT32                  H2fs;    // IE HECI-2 HFS  
    UINT32                  H3fs;    // IE HECI-3 HFS  
    UINT32                  H4fs;    // IE HECI-4 HFS  
} EWL_ENTRY_TYPE18;  
  
///  
/// Type 19 = IE communication failures  
/// Failure to communicate with Innovation Engine  
///  
typedef struct {  
    EWL_ENTRY_HEADER        Header;  
    EWL_ENTRY_CONTEXT       Context;  
    UINT32                  Revision; // IE API Revision  
    UINT32                  Iefs1;   // IE Firmware Status 1 (HECI-1 HFS)  
    UINT32                  Iefs2;   // IE Firmware Status 2 (HECI-1 GS_SHDW)  
    UINT8                   HeciDevice; // HECI device (1, 2, or 3)  
    UINT8                   IeAddress; // HECI address of IE entity  
    UINT8                   SendStatus; // Status of send operation  
    UINT8                   ReceiveStatus; // Status of receive operation  
    UINT64                  Request; // First 8 bytes of request message  
    UINT32                  Response; // First 4 bytes of response message  
} EWL_ENTRY_TYPE19;  
  
///  
/// To get more information about Machine-Check Architecture please check Chapter 15 from  
/// Vol. 3B  
/// of the Intel(R) 64 and IA-32 Architectures Software Developer's Manual (References  
/// [6]) for a  
/// general review. Complement this information with Skylake Server Processor External  
/// Design  
/// Specification (EDS) Volume Two: Registers, Part A (References [5])  
///  
/// Type 20 = CPU Machine Check Errors  
///  
typedef struct {  
    EWL_ENTRY_HEADER        Header;  
    EWL_ENTRY_CONTEXT       Context;  
    UINT32                  CpuId; // Refer to CPUID(EAX = 1) instruction to get  
Type, Family, // Model, and Stepping ID from (References  
[6])  
    UINT8                   Socket; // Socket number, 0 based  
    UINT32                  Core; // Core number, 0 based  
    UINT32                  McBankNum; // Please refer to mcBankTable definition from  
//  
PurleySktPkg\Library\ProcMemInit\Chip\Common>ErrorChip.c  
    UINT32                  McBankStatus; // Check register IA32_MCi_STATUS MSRs  
(References [6]&[5])
```

```

    UINT32                McBankAddr;    /// Check register IA32_MCi_ADDR MSRs
(References [6]&[5])
    UINT32                McBankMisc;    /// Check register IA32_MCi_MISC MSRs
(References [6]&[5])
} EWL_ENTRY_TYPE20;

///
/// Requisite definitions for Type 21
///
/// Reasons for Topology degradation
///
typedef enum {
    Undefined                = 0,
    LinkFail                 = 1,
    InvalidTopology         = 2,
    FeatureVsTopology       = 3,
    DegradeReasonMax,
    DegradeReasonDelim     = MAX_INT32
} TOPOLOGY_DEGRADE_REASON;

///
/// Type 21: Warning for tracking changes to KTI/UPI topology
///
/// Topology will be represented with a UINT64 bit array
/// 0 indicates absent or inactive link
/// 1 indicates active KTI/UPI link
///
/// Link Bit array member variables follow this format
/// Each nibble corresponds to a socket:
/// Each socket has MAX_FW_KTI_PORTS bits
/// [(8*MAX_FW_KTI_PORTS - 1):7*MAX_FW_KTI_PORTS] - link bit mask for socket 7
/// [(7*MAX_FW_KTI_PORTS - 1):6*MAX_FW_KTI_PORTS] - link bit mask for socket 6
/// ....
/// [(2*MAX_FW_KTI_PORTS - 1): MAX_FW_KTI_PORTS] - link bit mask for socket 1
/// [(MAX_FW_KTI_PORTS - 1) : 0] - link bit mask for socket 0
///
/// Bit 0 indicates an active link on port socket 0 port 0
/// Bit 1 indicates an active link on port socket 0 port 1
/// and so on.

typedef struct {
    EWL_ENTRY_HEADER        Header;
    TOPOLOGY_DEGRADE_REASON Reason;
    UINT64                  DegradedFrom;    /// Link Bit Array
    UINT64                  NewTopology;    /// Link Bit Array
} EWL_ENTRY_TYPE21;

///
/// To get more information about Machine-Check Architecture please check Chapter 15 from
Vol. 3B
/// of the Intel 64 and IA-32 Architectures Software Developer's Manual (References [6])
for a
/// general review. Complement this information with Skylake Server Processor External
Design
/// Specification (EDS) Volume Two: Registers, Part A (References [5])
///
/// Type 22 = CPU Machine Check Errors. 2nd Version.
///
typedef struct {

```


EWL Schema

```
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT     Context;
    UINT32                 CpuId;          /// Refer to CPUID(EAX=1) instruction to get
Type, Family,                                     /// Model, and Stepping ID from (References
[6])
    UINT8                 Socket;         /// Socket number, 0 based
    UINT32                 Core;          /// Core number, 0 based
    UINT32                 McBankNum;     /// Please refer to mcBankTable definition from
                                                ///
PurleySktPkg\Library\ProcMemInit\Chip\Common\ErrorChip.c
    UINT64                 McBankStatus;  /// Check register IA32_MCi_STATUS MSRs
(References [6]&[5])
    UINT64                 McBankAddr;    /// Check register IA32_MCi_ADDR MSRs
(References [6]&[5])
    UINT64                 McBankMisc;    /// Check register IA32_MCi_MISC MSRs
(References [6]&[5])
} EWL_ENTRY_TYPE22;

///
/// Type 23 = NVMDIMM Boot Status Register. 2nd Version.
/// Reported when status indicates NVMDIMM is not ready
///
typedef struct {
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT     Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    UINT32                 BootStatusRegister;  /// Check Appendix C to review status
definitions
    UINT32                 BootStatusRegisterHi; /// Higher 32 bits of AEP BSR.
} EWL_ENTRY_TYPE23;

///
/// Type 24: Warning for tracking TME/MKTME
///
typedef struct {
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT     Context;
    UINT8                 Socket;
} EWL_ENTRY_TYPE24;

//
// Memory Boot Health check Warning log.
//
typedef struct {
    EWL_ENTRY_HEADER      Header;
    EWL_ENTRY_CONTEXT     Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    MRC_GT                Group;          /// MrcGtDelim = n/a; Check BIOS SSA spec
(References [1])
    INT16                 Offset;        /// Signal offset size that caused the error
} EWL_ENTRY_TYPE25;

//
// Memory Power Management Errors
//
typedef struct {
    EWL_ENTRY_HEADER      Header;
```

```
    EWL_ENTRY_CONTEXT          Context;
    EWL_ENTRY_MEMORY_LOCATION  MemoryLocation;
} EWL_ENTRY_TYPE26;

///
/// Type 27 = NVMDIMM Media Log
///   Reported NVMDIMM Media log
///
typedef struct {
    EWL_ENTRY_HEADER          Header;
    EWL_ENTRY_CONTEXT        Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    UINT64                    TimeStamp;
    UINT64                    DPA;
    UINT64                    PDA;
    UINT8                      Range;
    UINT8                      ErrorType;
    UINT8                      ErrorFlag;
    UINT8                      TransactionType;
    UINT16                     SequenceNumber;
    UINT16                     Rsvd;
} EWL_ENTRY_TYPE27;

///
/// Type 28 = NVMDIMM Thermal Log
///   Reported NVMDIMM Thermal log
///
typedef struct {
    EWL_ENTRY_HEADER          Header;
    EWL_ENTRY_CONTEXT        Context;
    EWL_ENTRY_MEMORY_LOCATION MemoryLocation;
    UINT64                    TimeStamp;
    UINT32                    HostReportedTempData;
    UINT16                     SequenceNumber;
    UINT16                     Rsvd;
} EWL_ENTRY_TYPE28;

#pragma pack (pop)
```

9 Appendix A – Acronyms

ACPI	Advanced Configuration and Power Interface
BIOS	Basic Input Output System
GUID	Globally Unique Identifier(s)
ITP	In Target Probe – An Intel implementation of JTAG for Intel platforms
RAM	Random Access Memory
ROM	Read Only Memory
UEFI	Unified Extensible Firmware Interface