



Satish Rai, Changhwa Lee

September 27, 2007

Purpose of this presentation



To help understand how the firmware for silicon components (Processor, Northbridge and Southbridge) delivered to support PI and UEFI

Provide a mechanism to support Independent BIOS Vendors with a better interoperability for future silicon components

Why common firmware is important



- Time to market
 - IBV and OEM/ODM can get the code at the same time to continue their development and hence expedite the product completion
- Ease of Porting
 - The standardizing the interface reduces or eliminates porting time
 - Hide the complexities associated with any new silicon features
- Code Quality and Maintainability
 - Every silicon may bring newer method for initializing feature set
 - Common module hides the complexities behind standardized interface.
 - Fully validated code on AMD reference platform
 - Easy for debugging and post production support

AMD Silicon Components



The Silicon components indicated here consists of

- Processor Core Subsystem
- Chipset

Common Firmware Interface (Processor)





Platform Initialization Phase

AMD Processor Core Subsystem



AMD Processor core subsystem consist of following components

- -CPU Core
- -Hyper Transport
- -Memory Controller

Functionality of Processor Core Subsystem



- CPU Initialization
 - Sets up the Cache As RAM
 - Initializes CPU Core i.e. initializing BSP and APs.
 - APs remain in Halt State through out the POST unless it requires any initialization
 - Create Processor specific information i.e.. AMD PowerNow[™] information
- Hyper Transport Initialization
 - Initializes the Coherent Links between Processors
 - Initializes the Non Coherent Links between Processor and Chipsets

(Cont.)

Functionality of Processor Core Subsystem



- Memory Controller Initialization
 - Performs Memory Controller Init
 - Performs DRAM Controller Init
 - Creates System Memory Map
 - Sets up the cacheability for system memory

Calling Interface (Processor Core)



• PEIM and DXE drivers call out to Agesa Ppi and Agesa Protocol depending on phase of execution to access the services for Processor Subsystem



September 27, 2007

AMD Common Silicon Firmware Module



typedef struct _AGESA_PPI_PPI {

CPU_INITIALIZE_RESET CpuInitializeReset;

CpuLoadUcode;

CpuValidateUcode;

CpuHtInitialize;

• •

CPU VALIDATE UCODE

CPU HT INITIALIZE

CPU LOAD UCODE

- •
- } AGESA_PPI;



EFI STATUS Status

AGESA_PPI *AgesaPpi;

(*PeiServcies).LocatePpi (PeServices,

```
..
&AgesaPpiGuid,
AgesaPpi
```

```
);
```

```
AgesaPpi->InitializeReset()
```



- typedef struct _AGESA_DXE_PROTOCOL {
- CPU_PSTATE_CREATE_ACPITABLES CpuPstateCreateAcpitables;
- CPU_PSTATE_GATHER_DATA
- CPU_ACPI_SRAT
- CPU INITIALIZE LATE

- CpuPstateGatherData;
- CpuAcpiSrat;
- CpuInitializeLate;

} AGESA_PROTOCOL;



EFI STATUS Status

AGESA_PROTOCOL *AgesaProtocol;

Status = gBS->LocateProtocol (&gAgesaDxeProtocolGuid, NULL, &AgesaDxeProtocolPtr);

AgesaProtocol->CpuPstateCreateAcpitables ();

What does AMD deliver



• AMD delivers the Processor Core Subsystem as AGESA. It also supplies the PEIM and DXE Drivers which produces AGESA Ppi and AGESA Protocol



What is "AGESA"



 \mathcal{A} – AMD – Make it easy for customers to ship AMD processor based systems; reducing time, cost, training

G – Generic – It works in any customer's development environment

 ${\bf \underline{F}}$ – Encapsulated – OOP term meaning all knowledge about the processor is contained in this package

S – Software – applying software development methodologies to be modular and maximize reusable code

 \mathcal{A} – Architecture – designed for the long term, spanning many processor families and reducing customer changes

Components of AGESA



- Hyper Transport Component
 - HT component initialization gets called out for each link.
 - There is a separate call out for Frequency and Width
 - Code is generic to support multi node and multi link
 - OEM Hooks are called before and after cHT and ncHT initialization

(Cont.)

Components of AGESA



- CPU Components
 - Provides services to be used by IBV through PPI and Protocols
 - Supports
 - Cache As Ram Initialization
 - CPUID
 - Platform Type (UMA, non UMA)
 - ACPI objects i.e. _PSS, _XPSS, _PST, _PSD
 - ACPI Tables
 - BrandID and MSR Initialization
 - Microcode Patch Loader
 - Processor Power State Information
 - SMM Initialization



Components of AGESA

- Memory Controller
 - Handles memory initialization during normal POST and S3 Resume
 - Provides single entry point for Memory Controller Init and DRAM Controller Init.
 - Callback to support
 - User configuration through NVRAM Read/Write
 - SPD Read
 - Setting of platform specific timing value.

AGESA Packaging



 AGESA Package, currently contains source code for processor core subsystem and associated PPI and PROTOCOLS along with implemented PEIM and DXE Drivers (both DXE as well as SMM phase)



Chipset Components



- Chipset component is called CIM-x
- The CIM-x components are distributed as
 - CIM-x NBB1 (Boot Block), NBB2 (Normal Boot)
 - CIM-x SBB1 (Boot Block), SBB2 (Normal Boot)
- CIM-x NB and CIM-x SB are distributed independently to support system design based upon customers requirement

CIM-x Enabling Model







AMD Common Silicon Firmware Module

CIM-x Feature Summary



- Same architecture for Northbridge and Southbridge
- Most of the code written in C to support both the world i.e..
 UEFI and Legacy
- IBVs calls CIM-x modules through Interface and Gate files in legacy BIOS world.
- •UEFI BIOS uses PPI or PROTOCOL (UEFI interface) to execute CIM-x C files.
- Interface available to support POST, Runtime, SMM and BootBlock for both the world
- •Brings consistency in providing solution to both the world without compromising on quality.

CIM-x Model For UEFI



- Core Code for CIM-x in "C"
- PPI and PROTOCOL to access the core code
- CIM-x PEIMs and Drivers provides access to CIM-x core code for any PPI and DXE modules
- Packaging scheme is common to both CIM-x Northbridge and CIM-x Southbridge



- typedef struct _PEI_AMD_NB_PPI {
 - PEI_NB_POWERON_RESET NbPowerOnInit;
 - PEI_NB_HT_INIT NbHtInit;
 - PEI_NB_PCIE_BASEADDRESS NbPcieBaseSet;
- } PEI AMD NB PPI;

extern EFI_GUID gPeiAmdNbPpiGuid;



EFI STATUS Status

PEI AMD NB PPI *AmdNbPpi;

• •

(*PeiServcies).LocatePpi (PeServices,

```
& gPeiAmdNbPpiGuid,
```

```
&AmdNbPpi
```

);

AmdNbPpi->NbPowerOnInit()

typedef struct _EFI_AMD_NB_CIM_X_PROTOCOL {

NBCFG

PWMCFG

EFI AMD NB INIT

EFI AMD NB INIT

EFI AMD NB INIT

EFI AMD NB INIT

NbInitPciELate;

NbInitLatePost;

NbInitPciEarly;

NbInitEarlyPost;

NbPolicy;

PwmPolicy;

EFI_PCI_ROOT_BRIDGE_IO_PROTOCOL *PciRootBridgeIo;

} EFI AMD NB CIM X PROTOCOL;

extern EFI GUID gEfiAmdNbCimXProtocolGuid;;





EFI STATUS Status

EFI AMD NB CIM X PROTOCOL *NbCimXProtocolPtr;

Status = gBS->LocateProtocol (& gEfiAmdNbCimXProtocolGuid, NULL, &NbCimXProtocolPtr);

NbCimXProtocolPtr->PciRoorBridgeIo ();



typedef struct _PEI_AMD_SB_PPI {

PEI_SB_POWERON_RESET SbPowerOnInit;

} PEI_AMD_SB_PPI;

extern EFI_GUID gPeiAmdSbPpiGuid;



EFI STATUS Status

PEI AMD SB PPI *AmdSbPpi;

• •

(*PeiServcies).LocatePpi (PeServices,

```
& gPeiAmdSbPpiGuid,
```

```
&AmdSbPpi
```

);

30

AmdSbPpi->SbPowerOnInit()

typedef struct _EFI_AMD_SB_CIM_X_PROTOCOL {

SBCFG SbPolicy;

EFI_AMD_SB_INIT BeforePciInit;

EFI_AMD_SB_INIT AfterPciInit;

EFI_AMD_SB_INIT LatePostInit;

EFI_AMD_SB_INIT BeforePciRestoreInit;

EFI_AMD_SB_INIT

} EFI_AMD_NB_CIM_X_PROTOCOL;

PofonoDaiDoatonoT

AfterPciRestoreInit;

extern EFI GUID gEfiAmdSbCimXProtocolGuid;;





EFI STATUS Status

EFI_AMD_SB_CIM_X_PROTOCOL *SbCimXProtocolPtr;

Status = gBS->LocateProtocol (& gEfiAmdSbCimXProtocolGuid, NULL, &SbCimXProtocolPtr);

SbCimXProtocolPtr->BeforePciInit ();





- The Processor Core Subsystem code is available as AGESA
- The chipsets (Northbridge and Southbridge) code is available as CIM-x
- AMD Provides all the necessary infrastructure to enable UEFI on AMD Silicon

In a nutshell.....

AMD is committed to support UEFI

Questions and Answers



Q&A



AMD Common Silicon Firmware Module



Trademark Attribution

AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Other names used in this presentation are for identification purposes only and may be trademarks of their respective owners.

©2006 Advanced Micro Devices, Inc. All rights reserved.